

SPRINGER BRIEFS IN  
APPLIED SCIENCES AND TECHNOLOGY

Brajesh Kumar Kaushik

Shivam Verma

Anant Aravind Kulkarni

Sanjay Prajapati

# Next Generation Spin Torque Memories



Springer

# **SpringerBriefs in Applied Sciences and Technology**

## **Series editor**

Janusz Kacprzyk, Polish Academy of Sciences, Systems Research Institute,  
Warsaw, Poland

SpringerBriefs present concise summaries of cutting-edge research and practical applications across a wide spectrum of fields. Featuring compact volumes of 50–125 pages, the series covers a range of content from professional to academic. Typical publications can be:

- A timely report of state-of-the art methods
- An introduction to or a manual for the application of mathematical or computer techniques
- A bridge between new research results, as published in journal articles
- A snapshot of a hot or emerging topic
- An in-depth case study
- A presentation of core concepts that students must understand in order to make independent contributions

SpringerBriefs are characterized by fast, global electronic dissemination, standard publishing contracts, standardized manuscript preparation and formatting guidelines, and expedited production schedules.

On the one hand, **SpringerBriefs in Applied Sciences and Technology** are devoted to the publication of fundamentals and applications within the different classical engineering disciplines as well as in interdisciplinary fields that recently emerged between these areas. On the other hand, as the boundary separating fundamental research and applied technology is more and more dissolving, this series is particularly open to trans-disciplinary topics between fundamental science and engineering.

Indexed by EI-Compendex and Springerlink.

More information about this series at <http://www.springer.com/series/8884>

Brajesh Kumar Kaushik · Shivam Verma  
Anant Aravind Kulkarni · Sanjay Prajapati

# Next Generation Spin Torque Memories

 Springer

Brajesh Kumar Kaushik  
Department of Electronics  
and Communication Engineering  
Indian Institute of Technology Roorkee  
Roorkee, Uttarakhand  
India

Anant Aravind Kulkarni  
Department of Electronics  
and Communication Engineering  
Indian Institute of Technology Roorkee  
Roorkee, Uttarakhand  
India

Shivam Verma  
Department of Electronics  
and Communication Engineering  
Indian Institute of Technology Roorkee  
Roorkee, Uttarakhand  
India

Sanjay Prajapati  
Department of Electronics  
and Communication Engineering  
Indian Institute of Technology Roorkee  
Roorkee, Uttarakhand  
India

ISSN 2191-530X                      ISSN 2191-5318 (electronic)  
SpringerBriefs in Applied Sciences and Technology  
ISBN 978-981-10-2719-2            ISBN 978-981-10-2720-8 (eBook)  
DOI 10.1007/978-981-10-2720-8

Library of Congress Control Number: 2016963429

© The Author(s) 2017

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Printed on acid-free paper

This Springer imprint is published by Springer Nature  
The registered company is Springer Nature Singapore Pte Ltd.  
The registered company address is: 152 Beach Road, #21-01/04 Gateway East, Singapore 189721, Singapore

*To my Father Late Mr. Jai Prakash Kaushik  
for his affection and untiring efforts in my  
upbringing. Dear father, I miss you a lot.*

Brajesh Kumar Kaushik

*To my mother for her selfless love and  
support.*

Shivam Verma

*To my Uncle Late Dr. Vasant Deshpande.*

Anant Aravind Kulkarni

*To my family members for their  
understanding, continuous motivation,  
and unwavering support that allowed  
me to focus and complete this work  
successfully.*

Sanjay Prajapati

# Preface

Memory technology has gained a pivotal position in the contemporary semiconductor computation industry. The last few decades have witnessed remarkable changes in the role and importance of various semiconductor memory technologies based on key parameters such as speed, power, density, and cost per bit of storage devices. The punch cards used in the beginning of the last century required an access time of nearly one second for the card of 1 KB memory size; on the contrary, modern finger-sized flash memories are able to achieve a speed of nearly Gbps. At present, modern computing systems employ magnetic memories such as hard disk drives (HDDs) and semiconductor memories such as static random access memory (SRAM), dynamic random access memory (DRAM), and flash memories at different levels of memory hierarchy.

In the diminishing era of Moore's law on the silicon road map, all the aforementioned memory technologies are still unable to cope with the speed of contemporary processing devices. Nonvolatile HDDs with high storage capacity are bulkier and sluggish; hence, they remain at the bottom of the memory hierarchy. At the top of the memory hierarchy, SRAM exhibits highest speed near to 1 ns; however, SRAM lacks in storage capacity, dissipates very high standby leakage power, and is volatile in nature. DRAM faces the problems of increasing refresh current and complex physical fabrication process. Flash memories suffer from excess write power, sluggish write speed, reliability and inadequate endurance issues. Therefore, it is imperative for the researchers to develop alternative nonvolatile memory technology solutions to meet the requirements of futuristic high-speed communication and computational applications. Emerging nonvolatile memory (NVM) technologies, including spin-torque magnetic RAM (ST-MRAM), ferroelectric RAM (FeRAM), phase change RAM (PCRAM), and resistive RAM (RRAM), are some of the competing and promising contenders as memory technologies for futuristic high-speed high-density on-chip storage applications.

Among all the aforementioned emerging NVM technologies, spintronic memory technologies have become the center of research attraction due to their possession of all the features of a universal memory such as nonvolatility, higher densities, enhanced performance, low power dissipation, unlimited endurance, high retention,

and CMOS-compatible fabrication process. This book describes all these facets of various spintronic-based magnetic memories such as spin transfer torque (STT), spin orbit torque (SOT), domain wall (DW) MRAMs, and sequential racetrack memories (RM). A spintronic device known as magnetic tunnel junction (MTJ) which utilizes the spin of electrons as a state variable is the key element in all kinds of emerging spintronic MRAMs. Specifically, perpendicular magnetic anisotropy (PMA)-based MTJ devices with their scalable architectures in the nanoscale regime and low-power magnetic switching requirements have gained stupendous interest among the research community. All these spintronic memories require an MTJ with one or two access transistors; hence, a huge footprint area saving can be achieved in comparison with conventional semiconductor memories.

In the initial phase of evolution, STT-MRAMs have encountered the problems of high switching threshold current and larger access device dimensions; however, with the advent of PMA devices, recently, the switching current requirements have been made low enough to reach at the level of 10  $\mu\text{A}$  with access time near to the SRAMs which is best suitable for on-chip embedded memory applications. Significant efforts are being made to decrease the access device dimensions using metal oxide semiconductor (MOS) technologies other than the planar architectures with larger driving capabilities. This book describes the gate-all-around (GAA) MOSFET (MOS field effect transistor), a vertical 3-dimensional (3D) nanowire access device, employed to drive an MTJ element resulting an STT-MRAM with minimum footprint area of  $4F^2$  ( $F$  is the feature size). SOT-MRAM provides the energy-efficient memory technology solution with different read and write path optimization. Multilevel-cell (MLC) MRAMs offer high density at reduced cost per bit with the help of series or parallel arrangements of the storage elements, i.e. MTJs. Racetrack memory utilizes the concept of magnetic domain wall motion within a nanowire and has the potential to cover the entire memory hierarchy. Racetrack memories (RM) possess all the features of a universal memory architecture, e.g., high density of HDD, high speed as SRAMs, unlimited endurance, high retention period, nonvolatility, lower switching and operation power, and above all capability of 3D integration with the complementary metal oxide semiconductor (CMOS)-compatible fabrication process. Therefore, RM can become a revolutionary memory technology which is best suitable for high-speed embedded communication and computing devices.

This book comprehensively describes all the aspects of the spintronic memories and discusses the importance of various key physical and electrical parameters affecting the performance of the memories to be considered while designing and optimizations. Chapter 1 provides a brief introduction to all the emerging spintronic memories covered in this book. Chapter 2 provides the detailed insight into next-generation 3D vertical silicon nanowire (NW)-based STT-MRAMs with vertical GAA select device. With the help of a case study, a performance comparison between GAA device based and planar MOSFET-based STT-MRAMs has been demonstrated. The evident advantages of GAA-based vertical silicon nanowire STT-MRAMs in terms of write margins, power dissipation, and 2D array density of  $4F^2$  have been presented in the chapter. Chapter 3 provides a comprehensive



description of SOT-MRAM including the understanding of basic operational mechanisms and modeling of the same. A comparative performance analysis of STT- and SOT-MRAMs has been depicted at the end of the chapter. Chapter 4 demonstrates series and parallel configurations of the MLC MRAMs using in-plane magnetic anisotropy (IMA) and PMA MTJ devices. This chapter provides a detailed comparison of all the possible combinations of MLC structures with the help of simulations carried out using the SPICE-compatible simulation framework. Chapter 5 reveals the importance of most attractive and emerging racetrack memory technology which has the potential to revolutionize the computing industry. A fundamental concept of domain wall motion which is playing a key role in the racetrack memory is discussed broadly in the chapter. At the end the chapter, the important features of racetrack memory to realize the concept of “logic-in-memory” are discussed.

We acknowledge the support of all the faculty members and students of Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, for their inputs and feedbacks in accomplishing this book to utmost satisfaction and all possible expectations of a reader.

Roorkee, India

Brajesh Kumar Kaushik  
Shivam Verma  
Anant Aravind Kulkarni  
Sanjay Prajapati

# Contents

<b>1 Emerging Memory Technologies</b> . . . . .	1
1.1 Introduction . . . . .	1
1.2 Non-volatile Memories . . . . .	2
1.2.1 Phase Change Memory . . . . .	3
1.2.2 Resistive RAM . . . . .	4
1.2.3 Ferroelectric RAM . . . . .	5
1.2.4 Magnetoresistive RAM . . . . .	5
1.3 Spin Torque Based Memories . . . . .	6
1.3.1 Spin Transfer Torque MRAM . . . . .	6
1.3.2 Spin Orbit Torque MRAM . . . . .	8
1.3.3 Domain Wall MRAM . . . . .	9
1.4 Comparison of Emerging Memory Technologies . . . . .	9
1.5 Chapter Summary . . . . .	10
References . . . . .	11
<b>2 Next Generation 3-D Spin Transfer Torque Magneto-resistive Random Access Memories</b> . . . . .	13
2.1 Overview of Conventional STT MRAM: Architecture and Operation . . . . .	14
2.2 Cell Size in Memories . . . . .	16
2.3 Next Generation $4F^2$ STT MRAM . . . . .	16
2.3.1 Proposed Architecture . . . . .	17
2.3.2 Performance Parameters and Windows . . . . .	18
2.3.3 Simulation Framework . . . . .	19
2.4 Case Study . . . . .	20
2.4.1 TCAD Analysis . . . . .	20
2.4.2 TCAD Simulation Setup . . . . .	21
2.4.3 Mixed-Mode Simulation Results . . . . .	22
2.4.4 Impact of High- $k$ GAA Devices . . . . .	24
2.4.5 Impact of High- $k$ GD on Delay . . . . .	26

2.5	Proposed Fabrication Methodology. . . . .	28
2.6	Conclusion . . . . .	30
	References. . . . .	32
<b>3</b>	<b>Spin Orbit Torque MRAM. . . . .</b>	<b>35</b>
3.1	Introduction . . . . .	35
3.2	SOT Device Structure. . . . .	36
3.3	SOT-MRAM Bit-Cell and Array Architectures. . . . .	37
3.4	SOT-MRAM Write and Read Mechanisms . . . . .	38
3.4.1	Concept of Simultaneous Read and Write Operations. . . . .	41
3.5	Compact Modeling of the SOT-MTJ Device . . . . .	43
3.5.1	Magnetization Dynamics. . . . .	44
3.5.2	TMR. . . . .	45
3.6	Design Aspects and Performance Optimization of SOT-MRAM . . . . .	46
3.7	Comparative Analysis of STT-MRAM and SOT-MRAM. . . . .	47
	References. . . . .	50
<b>4</b>	<b>Multilevel Cell MRAMs . . . . .</b>	<b>51</b>
4.1	Introduction . . . . .	51
4.2	Issues with Single Level Cell (SLC) STT-/SOT-MRAM . . . . .	52
4.3	Multilevel Cell (MLC) Configurations . . . . .	53
4.3.1	STT Based MLC Configurations. . . . .	53
4.3.2	SOT Based MLC Configurations . . . . .	55
4.4	Multilevel Cell (MLC) MRAM Operations . . . . .	56
4.4.1	MLC STT-MRAM Write and Read Operations . . . . .	56
4.4.2	MLC SOT-MRAM Write and Read Operation . . . . .	59
4.5	Modeling and Simulation of MLC MRAMs. . . . .	60
4.5.1	Simulations of MLC MRAMs. . . . .	61
4.6	Design Aspects and Optimization of MLC MRAMs . . . . .	64
4.6.1	sMLC MRAMs. . . . .	65
4.6.2	pMLC MRAMs . . . . .	66
4.7	Conclusions . . . . .	67
	References. . . . .	69
<b>5</b>	<b>Magnetic Domain Wall Race Track Memory . . . . .</b>	<b>71</b>
5.1	Introduction . . . . .	71
5.1.1	Limitations of Existing and Emerging Memory Technologies. . . . .	72
5.2	Fundamentals of Domain-Wall Motion in Nanowire . . . . .	74
5.2.1	Magnetic Domains in Magnetic Nanowire . . . . .	74
5.2.2	Domain-Wall Motion in Nanowire . . . . .	76
5.2.3	Optimization of Domain Wall Motion. . . . .	78
5.3	Domain Wall MRAM. . . . .	80
5.3.1	DW-MRAM Write and Read Operations . . . . .	80