José M. de la Rosa | Rocío del Río

CMOS Sigma-Delta Converters

Practical Design Guide





CMOS SIGMA-DELTA CONVERTERS

CMOS SIGMA-DELTA CONVERTERS PRACTICAL DESIGN GUIDE

José M. de la Rosa and Rocío del Río

University of Seville, Spain





This edition first published 2013 © 2013 John Wiley & Sons, Ltd

Registered office

John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The publisher is not associated with any product or vendor mentioned in this book.

Limit of Liability/Disclaimer of Warranty: While the publisher and author(s) have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising here from. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

MATLAB[®] is a trademark of The MathWorks, Inc. and is used with permission. The MathWorks does not warrant the accuracy of the text or exercises in this book. This book's use or discussion of MATLAB[®] software or related products does not constitute endorsement or sponsorship by The MathWorks of a particular pedagogical approach or particular use of the MATLAB[®] software.

Library of Congress Cataloging-in-Publication Data

Rosa, Jose M. de la.
CMOS sigma-delta converters : practical design guide / Jose M. de la Rosa and
Rocio del Rio.
pages cm
Includes bibliographical references and index.
ISBN 978-1-119-97925-8 (hardback : alk. paper) — ISBN 978-1-118-56922-1
(ebook/epdf) — ISBN 978-1-118-56843-9 (epub) — ISBN 978-1-118-56842-2 (mobi)—
ISBN 978-1-118-56923-8 1. Metal oxide semiconductors, Complementary—Design and construction. I. Title.
TK7871.99.M44R668 2013
621.3815'9—dc23

2012041956

A catalogue record for this book is available from the British Library.

ISBN: 978-1-119-97925-8

Set in 10/12pt Times by Laserwords Private Limited, Chennai, India

This book is dedicated to the memory of my son José Manuel José M. de la Rosa

To my wife Visi, my daughter María, my son Jaime, my parents Carmen and Juan, and my parents-in-law María Luisa and José Antonio José M. de la Rosa

To my husband Juanan and my son Mario Rocío del Río

"If you love what you do and are willing to do what it takes, it's within your reach. And it'll be worth every minute you spend alone at night, thinking and thinking about what it is you want to design or build. It'll be worth it, I promise."

Steve Wozniak (*iWoz*, 2006)

Contents

List of Abbreviations		xvii	
Preface		xxi	
Acknowledgements			xxvii
1	Introd	luction to $\Sigma\Delta$ Modulators: Basic Concepts	
	and F	undamentals	1
1.1	Basics	s of A/D Conversion	2
	1.1.1	Sampling	2
	1.1.2	Quantization	3
	1.1.3	Quantization White Noise Model	4
	1.1.4	Noise Shaping	7
1.2	Basics of Sigma-Delta Modulators		8
	1.2.1	Topology of $\Sigma \Delta$ ADCs	8
	1.2.2	Signal Processing in $\Sigma \Delta Ms$	9
	1.2.3	Performance Metrics of $\Sigma \Delta Ms$	10
	1.2.4	Performance Enhancement of $\Sigma \Delta Ms$	13
1.3	Classi	fication of $\Sigma\Delta$ Modulators	15
1.4	Single	-Loop $\Sigma\Delta$ Modulators	16
	1.4.1	Second-Order $\Sigma \Delta M$	16
	1.4.2	High-Order $\Sigma \Delta Ms$	20
1.5	Cascade $\Sigma\Delta$ Modulators		24
1.6	Multibit $\Sigma\Delta$ Modulators		29
	1.6.1	Influence of Multibit DAC Errors	30
	1.6.2	DEM Techniques	31
	1.6.3	Dual Quantization	34
1.7	Band-Pass $\Sigma\Delta$ Modulators		36
	1.7.1	The $z \rightarrow -z^2$ LP-BP Transformation	37
	1.7.2	$BP-\Sigma\Delta Ms$ with Optimized NTF	39
1.8	Continuous-Time $\Sigma\Delta$ Modulators		41
	1.8.1	$DT-CT$ Transformation of $\Sigma \Delta Ms$	44
	1.8.2	Direct Synthesis of CT - $\Sigma \Delta Ms$	48

1.9	Summary	49
	References	49
2	Circuits and Errors: Systematic Analysis and Practical Design Issues	54
2.1	Nonidealities in Switched-Capacitor $\Sigma\Delta$ Modulators	55
2.2	Finite Amplifier Gain in SC- $\Sigma \Delta Ms$	56
2.3	Capacitor Mismatch in SC- $\Sigma\Delta Ms$	60
2.4	Integrator Settling Error in SC- $\Sigma\Delta Ms$	62
	2.4.1 Behavioral Model for the Integrator Settling	62
	2.4.2 Linear Effect of Finite Amplifier Gain-Bandwidth Product	67
	2.4.3 Nonlinear Effect of Finite Amplifier Slew Rate	68
	2.4.4 Effect of Finite Switch On-Resistance	69
2.5	Circuit Noise in SC- $\Sigma \Delta Ms$	71
2.6	Clock Jitter in SC- $\Sigma\Delta Ms$	75
2.7	Sources of Distortion in SC- $\Sigma\Delta Ms$	76
	2.7.1 Nonlinear Amplifier Gain	77
	2.7.2 Nonlinear Switch On-Resistance	78
2.8	Nonidealities in Continuous-Time $\Sigma\Delta$ Modulators	80
2.9	Clock Jitter in $CT-\Sigma\Delta Ms$	81
	2.9.1 Jitter in Return-to-Zero DACs	82
	2.9.2 Jitter in NonReturn-to-Zero DACs	83
	2.9.3 Jitter in Switched-Capacitor DACs	84
2.10	Excess Loop Delay in $CT-\Sigma\Delta Ms$	85
2.11	Quantizer Metastability in CT- $\Sigma\Delta$ Ms	88
2.12	Finite Amplifier Gain in $CT-\Sigma\Delta Ms$	89
2.13	Time-Constant Error in $CT-\Sigma\Delta Ms$	92
2.14	Finite Integrator Dynamics in $CT-\Sigma\Delta Ms$	94
2.15	Circuit Noise in $CT-\Sigma\Delta Ms$	95
2.16	Sources of Distortion in CT - $\Sigma\Delta Ms$	97
	2.16.1 Nonlinearities in the Front-End Integrator	97
	2.16.2 Intersymbol Interference in the Feedback DAC	98
2.17	Case Study: High-Level Sizing of a $\Sigma \Delta M$	99
2.18	Summary	107
	References	107
3	Behavioral Modeling and High-Level Simulation	110
3.1	Systematic Design Methodology of $\Sigma\Delta$ Modulators	110
	3.1.1 System Partitioning and Abstraction Levels	110
	3.1.2 Sizing Process	112
3.2	Simulation Approaches for the High-Level Evaluation of $\Sigma \Delta Ms$	113
	3.2.1 Alternatives to Transistor-Level Simulation	114
	3.2.2 Event-Driven Behavioral Simulation Technique	116
	3.2.3 Programming Languages and Behavioral Modeling Platforms	117
3.3	Implementing $\Sigma \Delta M$ Behavioral Models	118
	3.3.1 From Circuit Analysis to Computational Algorithms	118
	3.3.2 Time-Domain versus Frequency-Domain Behavioral Models	121

	3.3.3	Implementing Time-Domain Behavioral Models in MATLAB	124
	3.3.4	Building Time-Domain Behavioral Models as SIMULINK	
	=	C-MEX S-Functions	128
3.4	Efficie	nt Behavioral Modeling of $\Sigma \Delta M$ Building Blocks using	10.4
	C-ME	X S-Functions	134
	3.4.1	Modeling of SC Integrators using S-Functions	134
	3.4.2	Modeling of CT Integrators using S-Functions	148
2.5	3.4.3	Behavioral Modeling of Quantizers using S-Functions	153
3.5	SIMSI	DES: A SIMULINK-Based Behavioral Simulator for $\Sigma \Delta Ms$	159
	3.5.1	Model Libraries Included in SIMSIDES	159
2	3.5.2	Structure of SIMSIDES and User Interface	163
3.6	Using	SIMSIDES for the High-Level Sizing and Verification	1.67
	of $\Sigma\Delta$	Ms	16/
	3.6.1	SC Second-Order Single-Bit $\Sigma \Delta M$	168
	3.6.2	CT Fifth-Order Cascade 3-2 Multibit $\Sigma \Delta M$	177
3.7	Summ	ary	183
	Refere	nces	184
4	Circui	t-Level Design, Implementation, and Verification	186
4.1	Macro	modeling $\Sigma \Delta Ms$	186
	4.1.1	SC Integrator Macromodel	187
	4.1.2	CT Integrator Macromodel	189
	4.1.3	Nonlinear OTA Transconductor	191
	4.1.4	Embedded Flash ADC Macromodel	191
	4.1.5	Feedback DAC Macromodel	192
	4.1.6	Examples of $\Sigma \Delta M$ Macromodels	195
4.2	Including Noise in Transient Electrical Simulations of $\Sigma\Delta Ms$		199
	4.2.1	Generating and Injecting Noise Data Sequences in HSPICE	201
	4.2.2	Analyzing the Impact of Main Noise Sources in SC Integrators	203
	4.2.3	Generating and Injecting Flicker Noise Sources in	
		Electrical Simulations	204
	4.2.4	Test Bench to Include Noise in the Simulation of $\Sigma \Delta Ms$	207
4.3	Proces	sing $\Sigma \Delta M$ Output Results of Electrical Simulations	208
4.4	Design Considerations and Simulation Test Benches		
	of $\Sigma\Delta$	M Basic Building Blocks	213
	4.4.1	Design Considerations of CMOS Switches	214
	4.4.2	Design Considerations of Operational Amplifiers	222
	4.4.3	Design Considerations of Transconductors	230
	4.4.4	Design Considerations of Comparators	236
	4.4.5	Design Considerations of Current-Steering DACs	242
4.5	Auxili	ary ΣΔM Building Blocks	250
	4.5.1	Clock-Phase Generators	250
	4.5.2	Generation of Common-Mode Voltage, Reference Voltage,	
		and Bias Currents	253
	4.5.3	Additional Digital Logic	256

4.6	Layout Design, Floorplanning, and Practical Issues	257
	4.6.1 Layout Floorplanning	257
	4.6.2 I/O Pad Ring	259
	4.6.3 Importance of Layout Verification and Catastrophic Failures	261
4.7	Chip Package, Test PCB, and Experimental Set-Up	263
	4.7.1 Bonding Diagram and Package	264
	4.7.2 Test PCB	264
	4.7.3 Experimental Test Set-Up	266
4.8	Summary	270
	References	270
5	Frontiers of $\Sigma\Delta$ Modulators: Trends and Challenges	273
5.1	Overview of the State of the Art on $\Sigma \Delta Ms$	274
	5.1.1 DR-versus- B_w Conversion Region	286
	5.1.2 Conversion Energy and Figures of Merit	287
5.2	Empirical and Statistical Analysis of State-of-the-Art $\Sigma \Delta Ms$	291
	5.2.1 SC versus CT State-of-the-Art $\Sigma \Delta Ms$	291
	5.2.2 Gm-C versus Active-RC State-of-the-Art CT - $\Sigma \Delta Ms$	292
	5.2.3 Technology Used in State-of-the-Art $\Sigma \Delta Ms$	295
	5.2.4 Single-Loop versus Cascade State-of-the-Art $\Sigma \Delta Ms$	295
	5.2.5 Single-Bit versus Multibit State-of-the-Art $\Sigma \Delta Ms$	296
	5.2.6 Low-Pass versus Band-Pass State-of-the-Art $\Sigma \Delta Ms$	299
5.3	Cutting-Edge $\Sigma \Delta M$ Architectures and Techniques	300
	5.3.1 SMASH $\Sigma \Delta M$ Architectures	301
	5.3.2 Hybrid $\Sigma \Delta Ms$	304
	5.3.3 Multirate $\Sigma \Delta Ms$	307
	5.3.4 Multibit $\Sigma \Delta Ms$ with Time-Coded Ouantization	310
	5.3.5 Mostly Digital $\Sigma \Delta Ms$	311
	5.3.6 Adaptive/Reconfigurable $\Sigma \Delta Ms$	314
	5.3.7 Ultra-High-Speed CT - $\Sigma \wedge Ms$ for RF Digitization	315
5.4	Classification of State-of-the-Art References	319
5.5	Summary	319
0.10	References	320
		020
Α	SIMSIDES User Guide	334
A.1	Getting Started: Installing and Running SIMSIDES	334
A.2	Building and Editing $\Sigma \Delta M$ Architectures in SIMSIDES	335
A.3	Analyzing $\Sigma \Delta Ms$ in SIMSIDES	337
A.4	Example	345
A.5	Getting Help	354
В	SIMSIDES Block Libraries and Models	355
B.1	Overview of SIMSIDES Libraries	355
B.2	Ideal Libraries	355
	B.2.1 Ideal Integrators	355
	B.2.2 Ideal Resonators	357

Index			389
B.8	Auxili	iary Blocks	384
B.7	Real D/A Converters38		382
B.6	Real Q	Quantizers and Comparators	382
	B.5.2	Real CT Resonators	378
	B.5.1	Real CT Integrators	372
B.5	Real CT Building-Block Libraries		371
	B.4.3	SI Errors and Model Parameters	368
	<i>B.4.2</i>	Real SI Resonators	366
	<i>B.4.1</i>	Real SI Integrators	364
B.4	Real SI Building-Block Libraries		364
	B.3.2	Real SC Resonators	364
	B.3.1	Real SC Integrators	361
B.3	Real SC Building-Block Libraries		361
	<i>B.2.4</i>	Ideal D/A Converters	360
	<i>B.2.3</i>	Ideal Quantizers	358

ıdex
ıdex

XV

List of Abbreviations

$\Sigma \Delta \Sigma \Delta M$	Sigma-delta Sigma-delta modulator
AAF	Antialiasing filter
AC	Alternate current
A/D	Analog-to-digital
ADC	Analog-to-digital converter
ADSL	Asymmetric digital subscriber line
AMPS	Advanced mobile phone system
ASIC	Application-specific integrated circuit
BB	Baseband
BE	Backward-Euler
BGA	Ball grid array
BP	Band-pass
BP-ΣΔM	Band-pass sigma-delta modulator
BPF	Band-pass filter
CAD	Circuit aided design
CDMA	Code division multiple access
CDS	Correlated double sampling
CLA	Clocked averaging
CMFB	Common-mode feedback
CMOS	Complementary MOSFET
CPU	Central processing unit
CS	Current-steering
CT	Continuous-time
CT-ΣΔM	Continuous-time sigma-delta modulator
D/A	Digital-to-analog
DAC	Digital-to-analog converter
DC	Direct current
DCL	Digital cancelation logic
DEM	Dynamic element matching
DMT	Discrete multitone

DNL	Differential nonlinearity
DOR	Digital output rate
DR	Dynamic range
DRC	Design rule checker
DSP	Digital signal processor
DT	Discrete-time
DT-ΣΔM	Discrete-time sigma-delta modulator
DVB	Digital video broadcasting
DVB-H	Digital video broadcasting - handheld
DWA	Data weighted averaging
EDGE	Enhanced data-rates for global evolution
ELD	Excess loop delay
ENOB	Effective number of bits
ESD	Electrostatic discharge
FE	Forward-Euler
FFT	Fast Fourier transform
FIR	Finite impulse response
FOM	Figure of merit
FS	Full scale
GB	Gain-bandwidth product
GPS	Global positioning system
GSM	Global system for mobile communications
GUI	Graphic user interface
H-ΣΔΜ	Hybrid sigma-delta modulator
HD	Harmonic distortion
HDL	Hardware description language
HRZ	Half-delay return-to-zero
IBN	In-band noise power
IC	Integrated circuit
IF	Intermediate frequency
IIP	Input-referred intercept point
IIR	Infinite impulse response
IIT	Impulse-invariant transformation
ILA	Individual level averaging
IM	Intermodulation distortion
INL	Integral nonlinearity
I/O	Input–output
I/Q	Inphase/quadrature
ISI	Intersymbol interference
ITF	Integrator transfer function
LDI	Lossless discrete integrator
LNA	Low-noise amplifier
LP	Low-pass

LP-ΣΔΜ	Low-pass sigma-delta modulator
LPE	Layout parasitic extractor
LPF	Low-pass filter
LSB	Least significant bit
LTE	Long term evolution
LTCC	Low-temperature co-fired ceramic
LTI	Linear time-invariant
LVS	Layout versus schematic
MASH	Multistage noise shaping
MEX	MATLAB executable
MiM	Metal-insulator-metal
MoM	Metal-oxide-metal
MOS	Metal-oxide-semiconductor
MOSFET	MOS field-effect transistor
MOST	MOS transistor
MR	Multirate
MR-ΣΔM	Multirate sigma-delta modulator
MTPR	Multitone power ratio
nMOS	n-channel MOSFET
NRZ	Nonreturn-to-zero
NTF	Noise transfer function
OL	Overload level
OS	Output swing
OSR	Oversampling ratio
OTA	Operational transconductance amplifier
PCB	Printed circuit board
PDF	Probability density function
PDM	Pulse-density modulation
PLL	Phase-locked loop
pMOS	p-channel MOSFET
PSD	Power spectral density
PWL	Piece-wise linear
PWM	Pulse-width modulation
QFP	Quad flat package
RF	Radio frequency
RTF	Resonator transfer function
RZ	Return-to-zero
SAR	Successive approximation register
SC	Switched-capacitor
SDR	Software-defined radio
SFDR	Spurious-free dynamic range
S/H, S&H	Sample and hold

SI	Switched-current
SMASH	Sturdy multistage noise shaping
SMD	Surface-mount device
SNR	Signal-to-noise ratio
SNDR	Signal-to-noise-plus-distortion ratio
SQNR	Signal-to-quantization-noise ratio
SoC	System on chip
SR	Slew rate
STF	Signal transfer function
TDC	Time-to-digital converter
TEQ	Time-encoding quantizer
THD	Total harmonic distortion
UGBW	Unity gain bandwidth
UMTS	Universal mobile telecommunications system
USMR	Upsampling multirate
USTF	Unity signal transfer function
VCO	Voltage-controlled oscillator
VCRO	Voltage-controlled ring oscillator
V/I	Voltage-to-current
WCDMA	Wideband code division multiple access
WiMAX	Worldwide interoperability for microwave access
WLAN	Wireless local area network

Preface

Sigma-Delta modulators ($\Sigma\Delta Ms$) have become one of the best choices for the implementation of analog/digital interfaces integrated in CMOS technologies. Compared to other kinds of analog-to-digital converters (ADCs), $\Sigma\Delta Ms$ cover the widest conversion region of the resolution-versus-bandwidth plane, being the most efficient solution to digitize very diverse types of signals in an increasing number of application scenarios, which span from high-resolution low-bandwidth data conversion (like digital audio, sensor interfaces, and instrumentation) to ultra-low power biomedical systems and medium-resolution broadband wireless communications. This versatility, together with their robustness and their simplicity in many practical situations, has motivated that more and more engineers today consider $\Sigma\Delta Ms$ as a first choice for their research projects and their industrial products.

The first idea underlying the operation of $\Sigma \Delta Ms$ was patented by Cutler in 1960 [1], although its application to the construction of data converters was first reported in the published literature by Inose *et al* in 1962 [2]. The operation of $\Sigma \Delta Ms$ is relatively simple to describe, although sometimes difficult to analyze. Essentially, the fundamental principle behind $\Sigma \Delta Ms$ is based on the combination of two signal processing techniques, namely oversampling and quantization noise shaping. The former consists of taking the signal samples at a higher rate than the one dictated by the Nyquist sampling theorem. These samples are commonly quantized with a large error by using a low-resolution quantizer. The resulting oversampled quantization error is filtered in the modulator feedback loop, so that its frequency spectrum is *shaped* in such a way that a large portion of its power is pushed out of the signal band, where it is removed by a digital filter. The outcome of the combined action of oversampling and noise shaping allows $\Sigma \Delta Ms$ to achieve a highprecision digitization by using a low-resolution coarse quantizer. Therefore, unlike other kinds of ADC architectures that require high-precision analog circuits, $\Sigma\Delta Ms$ trade the accuracy of their analog circuitry by the speed of digital signal processing, thus achieving a higher degree of insensitivity to circuit error mechanisms and potentially benefiting from CMOS technology evolution towards the nanometer scale.

Prompted by the mentioned benefits and fueled by technology downscaling and industry trends in consumer digital electronics, the original concept of noise shaping described above has evolved over the last five decades through many $\Sigma\Delta M$ generations, giving rise to a pleiad of architectures, circuit and system design techniques, and a number of Integrated Circuits (ICs), which have pushed the state-of-the-art on $\Sigma\Delta M$ s forward, yielding to innovative research results and successful industry products. All these advances and research works have lead (and continue doing so) to a vast amount of technical

literature. Indeed, since the publication of pioneer works like the widely cited papers written by Candy [3, 4] and Boser and Wooley [5], the number of publications has increased significantly including hundreds of patents, thousands of research papers, some tutorial papers [6–8], as well as tens of introductory and specialized monographs [9–29]. However, with so much material and abundance of technical information published, many designers—particularly novel designers and also some experienced designers focused on a specific subtopic of $\Sigma \Delta Ms$ —may become disoriented and lost. This has motivated some authors to put all these pieces of information together in a comprehensive and systematic way.

Apart from the earlier books aiming to catalogue the existing publications on $\Sigma \Delta Ms$ [9], one of the first attempts to present a guide for $\Sigma \Delta M$ designers is the book edited by Norsworthy *et al* in 1997 [10], also known as "the yellow book" by the $\Sigma \Delta M$ community. This book deals with a number of important subjects in $\Sigma \Delta Ms$ and it was contributed by a number of experts in the field, thus making it more difficult to present its contents in a coherent and consistent way. With this objective in mind, some authors have put their effort on writing tutorial monographs dealing with the systematic design of $\Sigma \Delta Ms$.

Among others, the book written by Schreier and Temes, published in 2005 [21], often named "the green book", has become one of the most popular books on $\Sigma\Delta$ converters. This book provides an excellent and comprehensive treatment of $\Sigma\Delta$ Ms, their operating principles, and main architectures, presenting several design examples constructed using the well-known Schreier's MATLAB toolbox [30]. Although some examples of continuous-time (CT) circuit implementations are given, the book mainly focuses on system-level description, considering a switched-capacitor (SC) implementation. Some other remarkable examples are the book written by Medeiro *et al* in 1999 [13]—focused on the systematic design of SC $\Sigma\Delta$ Ms—and the book of Ortmanns and Gerfers [22] published in 2006, which is still one of the most complete monographs on CT $\Sigma\Delta$ Ms reported to date. All these books, as well as other monographs reported in the technical literature, give a partial view of $\Sigma\Delta$ Ms, paying more attention to some particular aspects of the design of $\Sigma\Delta$ Ms, and/or a type of architecture, circuit technique, or application.

In this scenario, this book attempts to cover some of these knowledge gaps, by providing a broader and systematic description of the *universe* of $\Sigma\Delta$ Ms, their diverse types of architectures, circuit techniques, analysis and synthesis methods and CAD tools, as well as their practical design considerations. From this perspective, the book has a twofold purpose. First, it constitutes a unique monograph that results from compiling the enormous number of technical and research works reported to date on the topic of $\Sigma\Delta$ Ms, and presents the results of such a compilation in a didactical, pedagogical, and intuitive style. The second main objective and a key feature of this book is to serve as a *practical guide* for designers, putting emphasis on explaining practical design issues involved in the whole design flow of $\Sigma\Delta$ Ms: from specifications to chip implementation and characterization. To this end, a *top-down* approach is followed, presenting the contents in a hierarchical way; that is, going from theoretical fundamentals, system-level design equations, and behavioral models to circuit, transistor-level, and physical implementation, in order to provide readers the necessary understanding and insight into the recent advances, trends, and challenges involved in the design of state-of-the-art ICs.

Indeed, it is the top-down approach adopted in this book that inspires the hierarchical way in which the contents are organized. Thus, following this introduction, Chapter 1

begins from top, giving an introductory survey of $\Sigma \Delta Ms$, their principles of operation, fundamental architectures, analysis and synthesis methods, as well as a taxonomical description of the diverse variety of practical $\Sigma \Delta M$ topologies, the nature of signal (low-pass and band-pass), as well as the dynamics involved (either discrete-time or continuous-time). In this chapter $\Sigma \Delta Ms$ are considered ideal systems, except for their inherent quantization error. Chapter 2 descends one level in the modulator hierarchy to analyze the effect of main circuit error mechanisms as well as architectural and timing nonidealities, considered in both SC and CT circuit implementations. The mathematical models, analytical procedures, and design guidelines described in this chapter provide sufficient understanding of the main practical problems affecting the performance of $\Sigma \Delta Ms$ in practice.

The knowledge derived from the first two chapters is presented in this book as an essential part of the systematic *top-down/bottom-up* synthesis methodology of $\Sigma \Delta Ms$, that is described in Chapter 3. This chapter analyzes different strategies for the high-level modeling and simulation of $\Sigma \Delta Ms$, focusing on the so-called *behavioral modeling and simulation* techniques. A step-by-step procedure to develop efficient behavioral models in the MATLAB/SIMULINK environment is described and illustrated with a number of examples of the main $\Sigma \Delta M$ building-block models. As an application, a time-domain behavioral simulator named SIMSIDES, is described and applied to the high-level sizing and verification of some case studies. The contents of this chapter are extended and complemented in Appendixes A and B. Appendix A gives a more complete user guide of SIMSIDES and Appendix B provides an overview of all behavioral models and libraries included in this simulator.

Chapter 4 moves farther down from the system-level description given in previous chapters to the circuit and physical level. This chapter provides a number of necessary design recommendations and practical recipes to complete the design flow of a $\Sigma \Delta M$, showing the step-by-step methodology to transform a behavioral-model description given in Chapter 3 into an electrical schematic initially based on macromodels, and then implemented with transistors, and finally concluding the design cycle with the layout and chip implementation. Plenty of examples, case studies, and simulation test benches are given to illustrate the practical issues and design considerations addressed in the chapter, that cover from electrical analysis and simulation using SPICE-like simulators to layout design considerations, chip prototyping, and experimental measurements of $\Sigma \Delta M$ s in the laboratory.

To conclude the book, Chapter 5 gives an overview of the state-of-the-art $\Sigma \Delta M$ ICs, comparing their performance with Nyquist-rate ADCs. Overall, more than 300 state-of-the-art IC references have been studied in detail and considered in this review, including papers published from 1990 to June 2012. Therefore, following the practical philosophy that inspires this book, the diverse families of state-of-the-art $\Sigma \Delta M$ architectures and circuit techniques are exhaustively analyzed and compared to extract practical and empirical design guidelines from the statistical data, trying to identify the incoming trends, design challenges, as well as the solutions proposed by cutting-edge ICs that are in the frontiers of $\Sigma \Delta Ms$.

The book contents are addressed and structured for a large audience: from senior designers who want to acquire a deeper and updated insight into $\Sigma\Delta Ms$, to nonexperienced undergraduate students who are looking for a comprehensive, uniform, and self-contained

reference into this hot topic. Bearing this in mind, the style and main purpose of the book is to serve also as an educational and reference textbook for undergraduate and graduate students. Indeed, the book is based on a number of graduate courses given by the authors, including master and doctorate degree programs, invited lectures, and IEEE conference tutorials. All these materials have been adapted and updated so that a large portion of the book can be also used (and indeed it has been used) in both undergraduate and graduate courses.

However, in spite of the *encyclopedic* nature of the book, it is impossible to give an exhaustive description of all the topics contained in the thousands of publications dealing with $\Sigma \Delta Ms$. Instead, the book tries to cover the main subtopics, providing sufficient insight to understand the other ones, that are just overviewed and sometimes even omitted. In order to try to palliate these unavoidable deficiencies, an exhaustive list of specific references is included at the end of each chapter. Overall, the book contains around 500 selected references in order to guide readers to increase their understanding of the diverse research topics dealing with the $\Sigma \Delta$ world.

The huge amount of information contained in the book is complemented and updated with a number of electronic resources, that have been prepared by the authors and are freely available on the Web. To this purpose, all the data analyzed in the state-of-the-art survey presented in Chapter 5 have been collected in a spreadsheet, which is available at http://www.imse-cnm.csic.es/~jrosa/CMOS-SDMs-Survey-IMSE-JMdelaRosa.xlsx. This database is periodically kept up to date and aims to be a complement to the popular Murmann's ADC survey data collection [31]. In addition, a fully functional version of the time-domain behavioral simulator SIMSIDES is freely available on demand at http://www.imse-cnm.csic.es/simsides. The simulator includes a number of examples, containing the case studies presented in the book and many more examples and demos. Apart from the SIMSIDES software, the majority of examples and test benches of different CAD tools used throughout the book are also available on the Web at www.wiley.com/go/delarosa_converters.

Last but not least, it is important to mention that the aforementioned web sites will be regularly updated with new pieces of information and updated material related to the state-of-the-art $\Sigma \Delta M$ ICs, SIMSIDES examples and demos, as well as new inputs provided by us and hopefully by our readers. Therefore, your feedback is very important and very welcomed!

We hope that you enjoy reading this book as much as we have enjoyed writing it.

JOSÉ M. DE LA ROSA AND ROCÍO DEL RÍO Sevilla, October 2012

References

- [1] C. C. Cutler, "Transmission System Employing Quantization," US Patent No. 2,927,962, 1960.
- [2] H. Inose, Y. Yasuda, and J. Murakami, "A Telemetering System by Code Modulation—Δ-Σ Modulation," *IRE Transactions on Space Electronics and Telemetry*, vol. 8, pp. 204–209, September 1962.
- [3] J. Candy and O. J. Benjamin, "The Structure of Quantization Noise from Sigma-Delta Modulation," *IEEE Transactions on Communications*, pp. 1316–1323, 1981.
- [4] J. Candy, "A Use of Double Integration in Sigma-Delta Modulation," *IEEE Transactions on Communica*tions, vol. 33, pp. 249–258, March 1985.

- [5] B. E. Boser and B. A. Wooley, "The Design of Sigma-Delta Modulation Analog-to-Digital Converters," *IEEE Journal of Solid-State Circuits*, vol. 23, pp. 1298–1308, December 1988.
- [6] P. M. Aziz et al., "An Overview of Sigma-Delta Converters," *IEEE Signal Processing Magazine*, vol. 13, pp. 61–84, January 1996.
- [7] I. Galton, "Delta-Sigma Data Conversion in Wireless Transceivers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, pp. 302–315, January 2002.
- [8] J. M. de la Rosa, "Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, pp. 1–21, January 2011.
- [9] J. Candy and G. Temes, Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation, IEEE Press, 1991.
- [10] S. R. Norsworthy, R. Schreier, and G. C. Temes, *Delta-Sigma Data Converters: Theory, Design and Simulation*, IEEE Press, 1997.
- [11] J. Cherry and W. Snelgrove, *Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion*, Kluwer Academic Publishers, 1999.
- [12] J. V. Engelen and R. van de Plassche, BandPass Sigma-Delta Modulators: Stability Analysis, Performance and Design Aspects, Kluwer Academic Publishers, 1999.
- [13] F. Medeiro, B. Pérez-Verdù, and A. Rodríguez-Vázquez, Top-Down Design of High-Performance Sigma-Delta Modulators, Kluwer Academic Publishers, 1999.
- [14] V. Peluso, M. Steyaert, and W. Sansen, Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters, Kluwer Academic Publishers, 1999.
- [15] S. Rabii and B. A. Wooley, *The Design of Low-Voltage, Low-Power Sigma-Delta Modulators*, Kluwer Academic Publishers, 1999.
- [16] L. Breems and J. H. Huijsing, Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers, Kluwer Academic Publishers, 2001.
- [17] Y. Geerts, M. Steyaert, and W. Sansen, Design of Multi-bit Delta-Sigma A/D Converters, Kluwer Academic Publishers, 2002.
- [18] J. M. de la Rosa, B. Pérez-Verdú, and A. Rodríguez-Vázquez, Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips, Kluwer Academic Publishers, 2002.
- [19] M. Kozak and I. Kale, Oversampling Delta-Sigma Modulators, Springer, 2003.
- [20] O. Bajdechi and J. Huising, Systematic Design of Sigma-Delta Analog-to-Digital Converters, Kluwer Academic Publishers, 2004.
- [21] R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters, Wiley-IEEE Press, 2005.
- [22] M. Ortmanns and F. Gerfers, Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations, Springer, 2006.
- [23] K. Philips and A. H. M. van Roermund, Sigma Delta A/D Conversion for Signal Conditioning, Springer, 2006.
- [24] R. del Río, F. Medeiro, B. Pérez-Verdú, J. M. de la Rosa, and A. Rodríguez-Vázquez, CMOS Cascade ΣΔ Modulators for Sensors and Telecom: Error Analysis and Practical Design, Springer, 2006.
- [25] L. Yao, M. Steyaert, and W. Sansen, Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS, Springer, 2006.
- [26] P. G. R. Silva and J. H. Huijsing, High Resolution IF-to-Baseband ΣΔ ADC for Car Radios, Springer, 2008.
- [27] R. H. van Veldhoven and A. H. M. van Roermund, Robust Sigma Delta Converters, Springer, 2011.
- [28] A. Morgado, R. del Río, and J. M. de la Rosa, Nanometer CMOS Sigma-Delta Modulators for Software Defined Radio, Springer, 2011.
- [29] E. Janssens and A. van Roermund, Look-Ahead Based Sigma-Delta Modulation, Springer, 2011.
- [30] R. Schreier, The Delta-Sigma Toolbox v. 7.3. [Online]. Available: http://www.mathworks.com/ matlabcentral/fileexchange/19, 2009.
- [31] B. Murmann, ADC Performance Survey 1997–2012. [Online]. Available: http://www.stanford.edu/~ murmann/adcsurvey.html, 2012.

Acknowledgements

We would like to express our deepest gratitude to Prof. Belén Pérez-Verdú and Prof. Angel Rodríguez-Vázquez from the University of Sevilla. We are indebted to them for so many things we learnt, not only related to the contents of this book, but also many life values and skills we have put in practice throughout our professional careers, first as their PhD students, then as senior researchers, and later as university professors. Our warm and special acknowledgement and dedication of this book goes to them.

We are also particularly grateful to our colleagues at the Institute of Microelectronics of Sevilla and the Department of Electronics and Electromagnetism of the University of Sevilla, especially to Prof. Francisco Fernández, Dr. Manuel Delgado, Dr. Rafael Castro, Dr. Rafael Domínguez, Dr. Oscar Guerra, Mr. Joaquín Ceballos, and Mr. Miguel Angel Lagos. Among them, we are especially grateful to our friend Dr. Fernando Medeiro, with whom we took our first steps in the fascinating world of sigma-delta modulators, working side by side in a number of research and industrial projects. Thank you very much Fernando!

We would also like to acknowledge our past and present undergraduate and graduate students, especially Dr. Jesús Ruíz-Amaya, Mr. Rafael Romay, Dr. Ramón Tortosa, Dr. Alonso Morgado, Dr. Edwin Becerra, Mr. Gerardo García, Mr. Luis Guerrero-Linares, and Mr. Sohail Asghar. Some pieces of material used for the preparation of this book have been adapted from their PhD works, including a number of examples and case studies. Specifically, the first version of SIMSIDES—the time-domain behavioral simulator described in this book— was developed by Dr. Ruíz-Amaya as part of his graduate thesis.

We would like to give our thanks to the staff at Wiley, in particular to the editors Liz Wingett, Laura Bell, Richard Davies, and Peter Mitchell, as well as to the anonymous reviewers of the book proposal for their constructive and valuable comments and suggestions, which became very useful for us to make this manuscript a reality, trying to keep a good trade-off between accuracy (resolution) and time to publication (speed). This is indeed a well-known compromise for us as analog designers. We also appreciate our discussions over all these years with so many experts in the field of sigma-delta converters, with whom we had the opportunity to meet at diverse conferences and technical meetings. Many of them were sponsored by the IEEE Circuits and Systems Society and the IEEE Solid-State Circuits Society.

In addition to all these great people, our work has been always supported by a number of National and International Research and Industrial Projects. More recently, our research was funded by the Spanish Ministry of Economy and Competitiveness (with support from the European Regional Development Fund) under contract TEC2010-14825/MIC.

Finally, our most grateful thanks go for our families. None of this would have been possible without their love, patience, confidence, and support. Thank you so much for everything!