

Frequency Acquisition Techniques for Phase Locked Loops

$$\theta(t) = \sin^{-1} \frac{k_i \sin \omega_i t}{\sqrt{1 + k_i^2 + 2k_i \cos \omega_i t}}$$

$$\frac{d\theta(t)}{dt} = \theta'(t) = k \omega \frac{k_i + \cos \omega_i t}{1 + k_i^2 + 2k_i \cos \omega_i t}$$

Dan Talbot

$$\beta = \frac{\Delta f}{f_m} \quad E_{OUT} = Q \frac{\partial I}{\partial t} - I \frac{\partial Q}{\partial t}$$

$$\theta'(t)_{MAX} = \frac{k_i \omega_i}{1 - k_i} \quad \theta'(t)_{MIN} = \frac{-k_i \omega_i}{1 + k_i}$$

**FREQUENCY
ACQUISITION
TECHNIQUES FOR
PHASE LOCKED LOOPS**

IEEE Press
445 Hoes Lane
Piscataway, NJ 08854

IEEE Press Editorial Board

John B. Anderson, *Editor in Chief*

R. Abhari
D. Goldgof
M. Lanzerotti
T. Samad

G. W. Arnold
B-M. Haemmerli
O. P. Malik
G. Zobrist

F. Canavero
D. Jacobson
S. Nahavandi

Kenneth Moore, *Director of IEEE Book and Information Services (BIS)*

FREQUENCY ACQUISITION TECHNIQUES FOR PHASE LOCKED LOOPS

DANIEL B. TALBOT

 **IEEE**
IEEE PRESS

 **WILEY**

A JOHN WILEY & SONS, INC., PUBLICATION

Cover Image: Courtesy of Daniel B. Talbot

Copyright © 2012 by The Institute of Electrical and Electronics Engineers, Inc.

Published by John Wiley & Sons, Inc., Hoboken, New Jersey. All rights reserved

Published simultaneously in Canada

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4470, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008, or online at <http://www.wiley.com/go/permission>.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Neither the publisher nor author shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

For general information on our other products and services or for technical support, please contact our Customer Care Department within the United States at (800) 762-2974, outside the United States at (317) 572-3993 or fax (317) 572-4002.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic formats. For more information about Wiley products, visit our web site at www.wiley.com.

Library of Congress Cataloging-in-Publication Data:

ISBN: 9781118168103

Printed in the United States of America

10 9 8 7 6 5 4 3 2 1

This book is dedicated to our loved ones who have found their final homes.

TOOLKIT

Several useful tools, free simulation software, and illustrations accompany this book as a special bonus on the web at: <http://booksupport.wiley.com>. The reader can thus follow along and run the same simulations described in this book, as well as claim several free tools he/she will find useful throughout an engineering career.

CONTENTS

Preface	xi
1 Introduction	1
2 A Review of PLL Fundamentals	3
2.1 What is a PLL?, 3	
2.2 Second-Order PLL, 7	
2.3 Second-Order PLL Type One, 7	
2.4 Second-Order PLL Type Two, 7	
2.5 Higher-Order PLL's, 8	
2.6 Disturbances, 8	
2.7 Frequency Steering and Capture, 9	
2.8 Effect of DC Offsets or Noise Prior to the Loop Filter, 10	
2.9 Injection-Locked Oscillations, 15	
3 Simulating the PLL Linear Operation Mode	17
3.1 Linear Model, 17	
3.2 A Word About Damping, 19	
4 Sideband Suppression Filtering	21
4.1 Reference Sidebands and VCO Pushing, 21	
4.2 Superiority of the Cauer (or Elliptical) Filter, 22	

5	Pros and Cons of Sampled Data Phase Detection	25
5.1	What are the Forms of Sampled Data Phase Detectors?, 25	
5.2	A. Ramp and Sample Analog Phase Detector, 25	
5.3	B. The RF Sampling Phase Detector, 28	
5.4	C. Edge-Triggered S-R Flip-Flop, 29	
5.5	D. Edge-Triggered Flip-Flop Ensemble, 31	
5.6	E. Sample and Hold as a Phase Detector, 31	
6	Phase Compression	33
7	Hard Limiting of a Signal Plus Noise	35
8	Phase Noise and Other Spurious Interferers	39
8.1	The Mechanism for Phase Noise in an Oscillator, 42	
8.2	Additive Noise in an FM Channel and the Bowtie, 42	
8.3	Importance of FM Theory to Frequency Acquisition, 45	
9	Impulse Modulation and Noise Aliasing	47
9.1	Impulse Train Spectrum, 47	
9.2	Sampling Phase Detector Noise, 47	
9.3	Spur Aliasing, 50	
10	Time and Phase Jitter, Heterodyning, and Multiplication	53
10.1	Heterodyning and Resulting Time Jitter, 53	
10.2	Frequency Multiplication and Angle Modulation Index, 54	
10.3	Frequency Multiplication's Role in Carrier Recovery, 54	
11	Carrier Recovery Applications and Acquisition	57
11.1	Frequency Multiplier Carrier Recovery in General, 57	
11.2	The Simplest Form of Costas PLL, 59	
11.3	Higher Level Quadrature Demodulation Costas PLL, 61	
11.4	False Lock in BPSK Costas PLL, 62	
11.5	Additional Measures for Prevention of False Locking, 65	
11.6	False Lock Prevention Using DC Offset, 72	
12	Notes on Sweep Methods	73
12.1	Sweep Waveform Superimposed Directly on VCO Input, 73	
12.2	Maximum Sweep Rate (Acceleration), 74	
12.3	False Lock due to High-Order Filtering, 77	
12.4	Sweep Waveform Applied Directly to PLL Loop Integrator, 79	
12.5	Self-Sweeping PLL, 79	

13	Nonsweep Acquisition Methods	85
13.1	Delay Line Frequency Discriminator, 85	
13.2	The Fully Unbalanced Quadricorrelator, 87	
13.3	The Fully Balanced Quadricorrelator, 88	
13.4	The Multipulse Balanced Quadricorrelator, 89	
13.5	Conclusion Regarding Pulsed Frequency Detection, 91	
13.6	Quadricorrelator Linearity, 92	
13.7	Limiter Asymmetry due to DC Offset, 97	
13.8	Taylor Series Demonstrates Second-Order-Caused DC Offset, 100	
13.9	Third-Order Intermodulation Distortion and Taylor Series, 101	
14	AM Rejection in Frequency Detection Schemes	105
14.1	AM Rejection with Limiter and Interferer, 105	
14.2	AM Rejection of the Balanced Limiter/Quadricorrelator Versus the Limiter/Discriminator in the Presence of a Single Spur, 106	
14.3	Impairment due to Filter Response Tilt (Asymmetry), 110	
14.4	Bandpass Filter Geometric and Arithmetic Symmetry, 114	
14.5	Comments on Degree of Scrutiny, 117	
15	Interfacing the Frequency Discriminator to the PLL	119
15.1	Continuous Connection: Pros and Cons, 119	
15.2	Connection to PLL via a Dead Band, 120	
15.3	Switched Connection, 121	
16	Actual Frequency Discriminator Implementations	125
16.1	Quadricorrelator, Low-Frequency Implementation, 125	
16.2	Frequency Ratio Calculating Circuit for Wide-Bandwidth Use, 128	
16.3	Dividing the Frequency and Resultant Implementation, 131	
16.4	Marriage of Both Frequency and Phaselock Loops, 135	
16.5	Comments on Spurs' Numerical Influence on the VCO, 141	
16.6	Frequency Compression, 143	
17	Clock Recovery Using a PLL	145
17.1	PLL Only, 145	
17.2	PLL with Sideband Crystal Filter(s), 152	
17.3	PLL with Sideband Cavity Filter, 153	
17.4	The Hogge Phase Detector, 161	
17.5	Bang-Bang Phase Detectors, 162	
18	Frequency Synthesis Applications	165
18.1	Direct Frequency Synthesis with Wadley Loop, 166	
18.2	Indirect Frequency Synthesis with PLLs, 173	

18.3	Simple Frequency Acquisition Improvement for a PLL, 175	
18.4	Hybrid Frequency Synthesis with DDS and PLL, 176	
18.5	Phase Noise Considerations, 181	
18.6	Pros and Cons of DDS-Augmented Synthesis, 185	
18.7	Multiple Loops, 185	
18.8	Reference Signal Considerations and Filtering, 186	
18.9	SNR of Various Phase Detectors, 187	
18.10	Phase Detector Dead Band (Dead Zone) and Remediation, 187	
18.11	Sideband Energy due to DC Offset Following Phase Detector, 191	
18.12	Brute Force PLL Frequency Acquisition via Speedup, 193	
18.13	Short-Term and Long-Term Settling, 193	
18.14	<i>N</i> -over- <i>M</i> Synthesis, 193	
19	Injection Pulling of Multiple VCO's as in a Serdes	195
19.1	Allowable Coupling Between any Two VCOs Versus Q and BW, 195	
19.2	Topology Suggestion for Eliminating the Injection Pulling, 195	
20	Digital PLL Example	199
21	Conclusion	203
	References	205
	Index	209

PREFACE

Many excellent treatises covering phase-locked loops (PLLs) have been published, but to the author's surprise, few books exist covering the frequency acquisition assistance techniques necessary and/or available. A PLL by itself cannot become useful until it has acquired the applied signal's frequency. This acquisition process has been treated with extreme mathematical and/or graphical rigor in the past, mainly by Viterbi and Jet Propulsion Lab (JPL) in publications featuring phase-plane trajectories. However, most of the PLL circuits in other analyses had no explicit assistive circuitry included. Often, a PLL will never reach frequency acquisition (called "capture" in most texts) by itself without explicit assistive circuits (with exception of the overused phase/frequency detector-based approach that has performance drawbacks during settled closed-loop operation that will be identified and explained later in detail).

This book attempts to bridge this information gap. Since mathematical rigor for its own sake can degenerate to intellectual "rigor mortis," the author hopes to offer a treatment of the subject that can be comprehended by both engineer and technician (except for an occasional formula that might be included for essential reasons and even then the book is organized so that the nonmathematician can skip it and move on to the essence of the thought being discussed). A more important reason exists for avoiding excessive mathematical verbosity: often the objective gets forgotten and lost in the minutia; assumptions are too confining or too optimistic or too pessimistic, and the motive behind the complexity is not well stated. For this reason, we have decided to focus on the practical and to simulate actual situations wherever possible, both for clarity, so that the reader can take an active role in altering the assumptions and qualifications of a certain architecture and then rerun the simulation to see what

his or her results might be. It is disappointing to be shown a solution that does not fit the problem.

Most of the approaches in this book have been developed through years of experience rather than from articles and books, but where references exist they will be cited. The author believes that it is good to communicate in something besides “mathspeak” (e.g., the English language is quite powerful) and to go directly to the fundamentals. Einstein once stated, “Everything should be made as simple as possible, but not simpler.” So get out your 64-bit Divining Rod and 32-bit abacus. The author’s intention is to communicate with you, the reader, not snow you, “educate” you, and “intellectually subordinate” you. One can get subordination for free; one need not pay good money for it by buying a math-heavy book in which the author’s main accomplishment is to write as esoterically as he possibly can and leave the reader with a feeling of general intellectual inferiority, even if unintentional. It is a hope that clarity trumps verbosity and it remains for you, the reader, to determine whether we succeed.

1

INTRODUCTION

We must begin any treatment of PLL frequency acquisition with a review of the fundamentals of the PLL. Thereafter, the following subjects can be discussed (not necessarily in that order):

- (a) The difference between the type I second-order and the type II second-order PLL and why the type II second-order PLL is usually preferred
- (b) The mechanism for acquisition in an ordinary unassisted PLL
- (c) The multiplying phase detector (numerical multiplier, analog multiplier, RF mixer, or XOR gate used as a multiplier) and effects of hard limiting
- (d) The edge-triggered digital phase/frequency detector
- (e) The ramp-and-sample phase detector and a technique to exploit its uniqueness to realize wideband capture acquisition assistance
- (f) The quadricorrelator, balanced and unbalanced
- (g) The Costas PLL, “Frequency Squaring” Carrier Recovery, etc.
- (h) The clock and data recovery PLL
- (i) PLL considerations for frequency synthesizers
- (j) Signal-to-noise ratio (SNR) of the various phase detectors
- (k) Short- and long-term phase and frequency settling effects in a PLL
- (l) The effect of a phase detector dead zone on phase noise and wander
- (m) The reduction or elimination of phase detector dead zone and impact on reference frequency suppression

- (n) Sweeping techniques
- (o) Sweep disabling after lock and a self-disabling method
- (p) False locking on data or modulation sidebands
- (q) Preventing false lock on spurious signals, such as modulation sidebands
- (r) Comments on converting an analog to an all-digital architecture
- (s) Limiting acceleration in swept acquisition methods
- (t) Cycle slipping due to excessive acceleration or modulation within the loop
- (u) Killing the quadricorrelator output during final lock to suppress its otherwise added phase noise; using a dead zone versus a switch
- (v) DC offsets and noise and the effect on PLL acquisition
- (w) Heroic spur suppression using DC offset minimization and brickwall filtering
- (x) Brute force methods such as wideband/narrowband PLL bandwidth modes
- (y) The frequency ratio detector using counter techniques
- (z) Advantages and disadvantages of different assistive techniques and when to use which technique

2

A REVIEW OF PLL FUNDAMENTALS

2.1 WHAT IS A PLL?

A PLL (phase-locked loop) is a circuit that varies a VCO (voltage-controlled oscillator) frequency (hence its phase) relative to that of an input until it matches that of the input signal [1,2]. If the VCO is replaced with a voltage-controlled phase modulator or a voltage-controlled delay element, it is then called a DLL (delay-locked loop) and cannot operate offset in its resting frequency.

The advantage of the VCO is that by changing its frequency relative to that of the other signal, billions of degrees of phase shift over time can be obtained. A DLL cannot do this, and therefore, looks like a completely different animal. By definition, it has no need of frequency acquisition. Its output frequency always matches its input frequency even before the loop is closed or settled. But its phase excursion is extremely limited, often to magnitudes of 360° or under. A VCO is an integrator for phase, whereas the voltage-controlled delay element is zero-order. By that we mean the following. If we apply a step function (a sudden change in DC from voltage A to voltage B) to the VCO input, the VCO output's phase begins to ramp in the direction of the voltage step (which is the frequency step) and phase accumulates. The voltage-controlled delay element's output phase merely "pops" from value A to value B. Hence, a VCO output phase is automatically smoothed compared to that of the voltage-variable delayer.

We will not discuss the DLL any further, since this book is about frequency acquisition methods for phase-locked loops.

To realize a PLL, the following building blocks (“block diagram” elements) are required:

- (1) a phase comparator or detector whose DC output voltage depends on the phase difference between its two inputs
- (2) a filter and amplifier to interface the DC voltage from the phase detector with the VCO control-voltage input
- (3) a VCO, whose output frequency is directly proportional (or mainly so) to the applied DC control voltage at its input.

The block diagram is shown in Figure 2.1. The phase detector output voltage is called the error signal “ $E(s)$ ”. The control voltage at the VCO input is called “ V_c ” and the output phase of the VCO (which is mathematically the integral of its frequency) is called “ ϕ_{out} ” (or “ $C(s)$ ” in the figure). The input signal phase is called “ ϕ_{in} ” (or “ $R(s)$ ” in the figure, which is the notation used by classical control systems [3]). The element between the phase detector output and the VCO input is a lowpass filter, usually first order, and amplifier. That element has a gain-versus-frequency property called its “transfer function,” mathematically represented as “ $F(s)$ ”. (The letter “ s ” represents complex frequency, not to be confused with the Laplace operator for differentiation.) The transfer function $F(s)$ is NOT generally equal to the closed-loop PLL transfer function, as we shall show. Rather, it is a completely general mathematical expression representing the gain versus frequency properties of whatever we wish the element to be. If we pick an element having too high an order (too many rolloffs), it will be unusable within the PLL and will cause oscillation when the feedback loop is closed. Notice for now that the phase detector is represented as a differencer. This is a highly simplified representation, but one has to begin somewhere. So far, the loop we are describing is called a “linearized” model; that is




FIGURE 2.1 PLL block diagram.

because the dynamic range (clipping level) of the ideal phase detector is limitless with no overflow or wraparound. Such a PLL would always acquire the applied frequency without any assistance, whatsoever; if we could obtain such a phase detector, you would not need to read this book and this author would not need to write it. But let us press on.

Practical phase detectors (those that can be built) often have wraparound, also called “periodicity.” In a nutshell, a periodic phase detector (describing nearly all of them) is one that cannot distinguish between 360 and 720° , for instance. In fact, a human being observing two waveforms on an oscilloscope cannot do any better if he is suddenly presented with the two waveforms without the opportunity of knowing their complete previous history (tracking the phase between them for all negative time). But there is a difference between 360 and 720° . An ideal phase detector would output twice the voltage for 720° as it does for 360 . A periodic phase detector, however, outputs the same voltage for 360 and 720° (or perhaps some submultiple or multiple of 360) and repeats its voltage versus phase angle curve. This periodicity may be sine shaped, triangular, sawtooth, and so on. The sine or cosine shape, for example, is a shape that mathematically repeats every multiple of $+90^\circ$ or -90° . The behavior is comparable to the “rollover” of a car’s mechanical odometer when it reaches $100,000$ miles. An ideal odometer would not repeat, but would keep incrementing. The shape of the odometer rollover is sawtooth. Mileage accumulates until the maximum (clipping or overflow) amplitude (in this case $100,000$ miles), then resets to zero and begins again. Instead of resetting to zero miles after $100,000$, if it started to decrement back toward zero, then reach zero before incrementing again, its periodic behavior would be called triangular. An odometer with a $10,000$ mile maximum before rollover would be annoying, and one with a 10 mile rollover (overflow) would be exasperating. However, all three would each qualify as an odometer. But one would deal with each very differently. Most practical phase detectors have a very small rollover window analogous to a $\ll 1$ mile odometer rollover.

The block marked SUM is the phase detector (in the classical control systems approach, it is actually a differencer). Its conversion gain is K_d that is the voltage produced at its output divided by the phase difference between its two inputs in radians; hence, its units are volts per radian. In analog phase detectors, this conversion gain is highly influenced by signal levels at its two inputs.

Although the detector is typically implemented as a multiplier of waveforms, its function is to create an output proportional to phase difference, so it is properly represented here. Note that this entire block diagram is applicable only to the linear region of the PLL (noncycle-slipping operation¹), not to the capture behavior prior to lock.

The VCO is shown as having a gain K_v , expressed in radians per second per volt. It has an “ s ” term in its denominator, because it outputs frequency, which is the derivative of phase. Therefore, phase is the integral of frequency, and $1/s$ is the operator for

¹ Cycle slipping refers to the phase detector rollover or clipping behavior we discussed using the example of an odometer.

integration. The VCO is driven by a filter having a transfer function $F(s)$. For a “type 2” second-order PLL this filter has a gain of infinity at 0 Hz (requiring an op-amp).

The full set of equations needed to express the linear model of the PLL is given as follows:

$$\frac{\theta_{\text{out}}}{\theta_{\text{in}}}(s) = \frac{C(s)}{R(s)} = \frac{G(s)}{1 + G(s)H(s)} \quad (2.1)$$

$$H(s) = \frac{1}{N} \text{ for a frequency divider} \quad (2.2)$$

$$H(s) = N \text{ for a frequency multiplier} \quad (2.3)$$

$$G(s) = \frac{K_d K_v F(s)}{s} \quad (2.4)$$

When the transfer function block labeled $F(s)$ is expressed by a zero-order (scalar) expression it results in a first-order PLL overall transfer function, due to the presence of the VCO acting as a single pole at zero frequency.

Thus, if $F(s) = A$, then

$$\frac{\theta_{\text{out}}}{\theta_{\text{in}}}(s) = \frac{AK_d K_v}{s + HAK_d K_v} \quad (2.5)$$

If we then substitute $s = j\omega$, we get a lowpass function whose gain at 0 Hz is $1/H$ and whose -3 dB bandwidth is

$$\omega_{-3 \text{ dB}} = HAK_d K_v \quad (2.6)$$

The units for Equation 2.6 are sec^{-1} , interpreted as radians per second. Note several features of this expression. First, the 3 dB bandwidth increases in direct proportion to any of the constants to the right of the equal sign, or in direct proportion to their collective product. Second, the units of K_d are volts per radian, the units for K_v are radians per second per volt, and the remaining constants have no units. Thus, the product of the terms is indeed inverse seconds.

We see the expression for frequency response of the phase transfer function immediately by inspection, by writing

$$\frac{\Delta\theta_{\text{out}}}{\Delta\theta_{\text{in}}} = \frac{\theta_{\text{out}}}{\theta_{\text{in}}} \quad (2.7)$$

What is the frequency response of the frequency modulation (FM) transfer function? It is simply given by

$$\frac{(\Delta\theta_{\text{out}}/\Delta t)}{(\Delta\theta_{\text{in}}/\Delta t)} = \frac{\Delta\theta_{\text{out}}}{\Delta\theta_{\text{in}}} \quad (2.8)$$

Thus, we see that the FM frequency response is the same as the phase modulation (PM) frequency response. This is true in general for any PLL.

2.2 SECOND-ORDER PLL

A limitation of the first-order PLL is the fact that it has a range of phase angles beyond which it loses lock and also fails to capture. This happens when the phase rollover point of the phase detector is encountered, combined with the finite gains of A and K coefficients. On the other hand, a second-order PLL can track over an infinite frequency range, assuming it is type 2. We shall next examine what type one and type two means for a second-order PLL.

2.3 SECOND-ORDER PLL TYPE ONE

A type one (written type I for Roman numeral one) PLL has a lead-lag filter $F(s)$ of the following form:

$$F(s) = \frac{sZ + 1}{sP + 1} \quad (2.9)$$

where Z = lead time constant and P = lag time constant.

Substituting terms, we get the following open-loop PLL transfer function:

$$G(s) = G_0 \frac{K_d K_v (sZ + 1)}{s(sP + 1)} \quad (2.10)$$

Note the presence of a single free “ s ” term in the denominator. This property makes the PLL a “type I” and the resulting closed-loop transfer function (Eqn. 2.1) is second order.

The type-I PLL closed loop behavior exhibits finite phase error at zero frequency for θ_{in} .

2.4 SECOND-ORDER PLL TYPE TWO

The type-II PLL exploits the characteristics of an operational amplifier to provide infinite gain at zero frequency for the loop filter. The loop filter is thus of the following form:

$$F(s) = \frac{sZ + 1}{sP} \quad (2.11)$$

where again Z = lead time constant and P = lag time constant. But notice this time that the open-loop PLL transfer function is given as:

$$G(s) = \frac{K_d K_v (1 + sZ)}{s^2 P} \quad (2.12)$$

where we now see a denominator containing the product of two free integrations (free “ s ” terms). When the loop is closed, the result is a PLL whose static phase error at zero frequency is $\{\theta_{in} - (\theta_{out}/H) = 0\}$ at $s = 0$ (i.e., at $\omega = 0$). We have omitted the negative sign multiplying the loop filter equation using the op-amp in inverting mode (required for operation). This negative sign is important when the periodic phase detector has only one slope (sawtooth periodicity), but unimportant for a phase detector having triangular or sinusoidal periodicity. It can be shown that regardless of the sign of the open-loop transfer function, employment of either of the two latter kind of phase detectors will result in a PLL which will slip cycles until it discovers the stable slope providing negative feedback around the loop. The process will be explained a bit later.

2.5 HIGHER-ORDER PLL'S

The need occasionally arises for a PLL of higher than second order, such as when acceleration of the input phase must be tracked (requiring a third-order PLL). Most higher-order loops are not the classical beneficiaries of higher-order terms, that is, the higher order is simply the result of unwanted parasitic poles or sideband suppression filtering (to be briefly discussed a bit later). Such higher order terms are usually arranged to have poles well above the natural loop frequency of ω_n (in the case of a second-order PLL).

2.6 DISTURBANCES

In all cases of order ≥ 2 and type-II PLL or higher, a low-frequency (within the loop's bandwidth) disturbance signal $D(s)$ summed into the VCO input tends to become cancelled by the loop (refer to Fig. 2.2). Proof is left to the reader. This is profound, because it states that a direct current (DC) offset at the VCO input will be perfectly cancelled. Such an offset can represent a voltage offset at the VCO control input, or equivalently a steady-state frequency error. Since we have assumed a linear PLL model, this cancellation is perfect so that any equivalent VCO frequency error, no matter how large, will be cancelled. In other words, since the filter function has infinite gain at DC, the error signal $E(s)$ needs to be merely infinitesimal in order to steer the VCO onto the correct frequency. The two phases at the phase detector input will be such as to produce zero error signal.




FIGURE 2.2 PLL with disturbance at VCO input.

As the disturbance frequency increases, the cancellation deteriorates. Notice that the disturbance is a VCO-frequency disturbance, not a phase disturbance. We will need to model a phase (noise) disturbance using a summer at the VCO output rather than its input. But VCO phase noise is flat in the FM sense, -6 dB/octave in the phase sense, as we shall see from the later discussion of Leeson’s model. Thus, VCO phase noise can indeed be modeled using resistor noise (and $1/f$ shaping if required) appropriately summed into the VCO input.

2.7 FREQUENCY STEERING AND CAPTURE

Thus, we see that the VCO can be steered to the correct frequency from any displacement. Thus, the capture range for our ideal PLL is nearly infinite. This is also true of the PLL model using waveform multiplication for the phase detection, although many cycle slips may be encountered. The way in which an analog multiplier or RF mixer or exclusive-OR gate generates an error signal $E(s)$ is by multiplying the two input waveforms to obtain the trigonometric identity of the product of the two waveforms, which is sinusoidally or triangularly related to the phase difference between them. Harmonics (produced as by-products) are discarded via high-frequency lowpass filtering, usually passive. The two waveforms can be in the RF range whereas the error signal produced is ordinarily in the low-frequency (audio to video) range.

In the case of an exclusive-OR phase detector (which can be modeled simply as an analog multiplier with a comparator or hard limiter at each input), which produces a triangular rollover curve, a frequency error results in an initial cycle slipping beat frequency shown in the example of Figure 2.3.

The same PLL will eventually lock, by producing a weak but essential DC error brought about by second-order distortion [1] of the cycle-slipping beat waveform (see Fig. 2.4). Notice two slopes exist but the PLL will push away if it attempts to reach equilibrium on the wrong slope. Thus, we need not worry about the polarities of the VCO control signal or the phase detector itself.




FIGURE 2.3 Unlocked PLL (VCO offset frequency too large) having an exclusive-OR or square-wave input multiplying phase detector.

For a sinusoidally periodic phase detector, the corresponding cycle-slipping beat waveforms prior to and leading toward lock are shown in Figures 2.5 and 2.6.

2.8 EFFECT OF DC OFFSETS OR NOISE PRIOR TO THE LOOP FILTER

For any practical implementation using a periodic phase detector and op-amp-based loop filter, DC offsets and noise may drown out the desired error signal produced by the phase detector. If the VCO is sufficiently off-frequency, the beat waveform second-order distortion may be very weak. This is due to the loop filter rolloff at higher beat frequencies. At some point, the DC value of the phase detector error signal cannot overcome or negate the effects of noise and low-frequency offsets in the op-amp or the phase detector output baseline. When this occurs, two undesirable events take place: (a) the PLL never locks and (b) the offsets steer the VCO in an unlucky direction, eventually slamming its control voltage (tuning signal) into the op-amp rails. For this reason, it is sometimes seen that the infinite-gain property of