

Jean-Pierre Deschamps · Gustavo D. Sutter
Enrique Cantó

Guide to FPGA Implementation of Arithmetic Functions

EXTRA
MATERIALS
extras.springer.com

 Springer

Lecture Notes in Electrical Engineering

Volume 149

For further volumes:
<http://www.springer.com/series/7818>

Jean-Pierre Deschamps · Gustavo D. Sutter
Enrique Cantó

Guide to FPGA Implementation of Arithmetic Functions

Jean-Pierre Deschamps
University Rovira i Virgili
Tarragona
Spain

Enrique Cantó
University Rovira i Virgili
Tarragona
Spain

Gustavo D. Sutter
School of Computer Engineering
Universidad Autonoma de Madrid
Ctra. de Colmenar Km. 15
28049 Madrid
Spain

ISSN 1876-1100
ISBN 978-94-007-2986-5
DOI 10.1007/978-94-007-2987-2
Springer Dordrecht Heidelberg New York London

e-ISSN 1876-1119
e-ISBN 978-94-007-2987-2

Library of Congress Control Number: 2012935019

© Springer Science+Business Media Dordrecht 2012

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. Exempted from this legal reservation are brief excerpts in connection with reviews or scholarly analysis or material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work. Duplication of this publication or parts thereof is permitted only under the provisions of the Copyright Law of the Publisher's location, in its current version, and permission for use must always be obtained from Springer. Permissions for use may be obtained through RightsLink at the Copyright Clearance Center. Violations are liable to prosecution under the respective Copyright Law.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

While the advice and information in this book are believed to be true and accurate at the date of publication, neither the authors nor the editors nor the publisher can accept any legal responsibility for any errors or omissions that may be made. The publisher makes no warranty, express or implied, with respect to the material contained herein.

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

Preface

Field Programmable Gate Arrays constitute one of the technologies at hand for developing electronic systems. They form an attractive option for small production quantities as their non-recurrent engineering costs are much lower than those corresponding to ASIC's. They also offer flexibility and fast time-to-market. Furthermore, in order to reduce their size and, hence, the unit cost, an interesting possibility is to reconfigure them at run time so that the same programmable device can execute different predefined functions.

Complex systems, generally, are made up of processors executing programs, memories, buses, input-output interfaces, and other peripherals of different types. Those components are available under the form of Intellectual Property (IP) cores (synthesizable Hardware Description Language descriptions or even physical descriptions). Some systems also include specific components implementing algorithms whose execution on an instruction-set processor is too slow. Typical examples of such complex algorithms are: long-operand arithmetic operations, floating-point operations, encoding and processing of different types of signals, data ciphering, and many others. The way those specific components can be developed is the central topic of this book. So, it addresses to both, FPGA users interested in developing new specific components—generally for reducing execution times—and, IP core designers interested in extending their catalog of specific components.

This book distinguishes itself with the following aspects:

- The main topic is circuit synthesis. Given an algorithm executing some complex function, how can it be translated to a synthesizable circuit description? Which are the choices that the designer can make in order to reduce the circuit cost, latency, or power consumption? Thus, this is not a book on algorithms. It is a book on “how to efficiently translate an algorithm to a circuit” using, for that purpose, techniques such as parallelism, pipeline, loop unrolling, and others. In particular, this is not a new version of a previous book by two of the authors.¹

¹ Deschamps JP, Bioul G, Sutter G (2006) Synthesis of Arithmetic Circuits. Wiley, New York.

It is a complement of the cited book; its aim is the generation of efficient implementations of some of the most useful arithmetic functions.

- All throughout this book, numerous examples of FPGA implementation are described. The circuits are modeled in VHDL. Complete and synthesizable source files are available at the authors' web site www.arithmetic-circuits.org.
- This is not a book on Hardware Description Languages, and the reader is assumed to have a basic knowledge of VHDL.
- It is not a book on Logic Circuits either, and the reader is assumed to be familiarized with the basic concepts of combinational and sequential circuits.

Overview

This book is divided into sixteen chapters. In the first chapter the basic building blocks of digital systems are briefly reviewed, and their VHDL descriptions are presented. It constitutes a bridge with previous courses, or books, on Hardware Description Languages and Logic Circuits.

Chapters 2–4 constitute a first part whose aim is the description of the basic principles and methods of algorithm implementation. Chapter 2 describes the breaking up of a circuit into Data Path and Control Unit, and tackles the scheduling and resource assignment problems. In Chaps. 3 and 4 some special topics of Data Path and Control Unit synthesis are presented.

Chapter 5 recalls important electronic concepts that must be taken into account for getting reliable circuits and Chap. 6 gives information about the main Electronic Design Automation (EDA) tools that are available for developing systems on FPGAs.

Chapters 7–13 are dedicated to the main arithmetic operations, namely addition (Chap. 7), multiplication (Chap. 8), division (Chap. 9), other operations such as square root, logarithm, exponentiation, trigonometric functions, base conversion (Chap. 10), decimal arithmetic (Chap. 11), floating-point arithmetic (Chap. 12), and finite-field arithmetic (Chap. 13). For every operation, several configurations are considered (combinational, sequential, pipelined, bit serial or parallel), and several generic models are available, thus, constituting a library of virtual components.

The development of Systems on Chip (SoC) is the topic of Chaps. 14–16. The main concepts are presented in Chap. 14: embedded processors, memories, buses, IP components, prototyping boards, and so on. Chapter 15 presents two case studies, both based on commercial EDA tools and prototyping boards. Chapter 16 is an introduction to dynamic reconfiguration, a technique that allows reducing the area by modifying the device configuration at run time.

Acknowledgments

The authors thank the people who have helped them in developing this book, especially Dr. Matthew Copley, for correcting the text. They are grateful to the following universities for providing them the means for carrying this work through to a successful conclusion: University Rovira i Virgili (Tarragona, Spain) and Autonomous University of Madrid (Spain).

Contents

1 Basic Building Blocks	1
1.1 Combinational Components	1
1.1.1 Boolean Equations	1
1.1.2 Tables	3
1.1.3 Controllable Connections.	5
1.1.4 Arithmetic Circuits	8
1.2 Sequential Components	10
1.2.1 Flip-Flops	10
1.2.2 Registers	11
1.2.3 Counters	11
1.2.4 Finite State Machines	13
1.3 Memory Blocks	17
1.4 IO-Port Components	19
1.5 VHDL Models	21
1.6 Exercises	21
Reference	22
2 Architecture of Digital Circuits	23
2.1 Introductory Example	23
2.2 Data Path and Control Unit	31
2.3 Operation Scheduling	34
2.3.1 Introductory Example	34
2.3.2 Precedence Graph.	37
2.3.3 Optimization Problems	40
2.4 Resource Assignment	44
2.5 Final Example	47
2.6 Exercises	53
References	54

3 Special Topics of Data Path Synthesis	55
3.1 Pipeline	55
3.1.1 Introductory Example	55
3.1.2 Segmentation	58
3.1.3 Combinational to Pipelined Transformation	62
3.1.4 Interconnection of Pipelined Components	66
3.2 Loop Unrolling and Digit-Serial Processing	72
3.3 Data Path Connectivity	77
3.4 Exercises	78
References	81
4 Control Unit Synthesis	83
4.1 Command Encoding	83
4.2 Hierarchical Control Unit	86
4.3 Variable-Latency Operations	91
4.4 Exercises	94
Reference	94
5 Electronic Aspects of Digital Design	95
5.1 Basic Electronic Aspects of Digital Design	95
5.1.1 Basic Concepts	95
5.1.2 Propagation Delay—Transition Time	99
5.1.3 Glitches in Digital Circuits	101
5.2 Synchronous Design Issues	103
5.2.1 Edge Sensitive and Level Sensitive Registers	104
5.2.2 Temporal Parameters of Flip-Flops	104
5.2.3 Metastability	105
5.3 Clock Distribution Network	108
5.3.1 Clock Skew	110
5.3.2 Clock Jitter	112
5.3.3 Clock Gating	113
5.3.4 Clock Managers	113
5.3.5 Interfacing Different Clock Domains	115
5.4 Power Consumption	119
5.4.1 Sources of Power Consumption	120
5.4.2 Power Reduction Techniques	122
5.4.3 Power Measurement and Estimation	123
5.5 Exercises	123
References	125
6 EDA Tools	127
6.1 Design Flow in FPGA EDA Tools	127
6.1.1 Design Entry	128
6.1.2 Synthesis	130

6.1.3	Implementation (Mapping, Placement and Routing)	132
6.1.4	Programming File Generation and Programming	133
6.2	Implementation Constraints	133
6.2.1	Timing Constrains	134
6.2.2	Placement and Other Constrains	135
6.3	System Verification	135
6.3.1	Simulation	135
6.3.2	Formal Verification	137
6.3.3	In-Circuit Co-Simulation	137
6.3.4	In-Circuit Testing and Debugging.	137
6.3.5	Design for Test	138
6.4	Timing Analysis.	139
6.5	Power Consumption Estimation	140
6.5.1	Reducing the Power Consumption	141
6.6	Example of EDA Tool Usage	141
6.6.1	Simple Example Using Xilinx ISE	142
6.6.2	Simple Example Using Altera Quartus II.	148
6.7	Exercises	149
	References	151
7	Adders	153
7.1	Addition of Natural Numbers.	153
7.2	Binary Adder	155
7.3	Radix- 2^k Adder	155
7.4	Carry Select Adders	159
7.5	Logarithmic Adders	160
7.6	Long-Operand Adder	162
7.7	Multioperand Adders	164
7.7.1	Sequential Multioperand Adders.	164
7.7.2	Combinational Multioperand Adders.	168
7.7.3	Parallel Counters	171
7.8	Subtractors and Adder–Subtractors	175
7.9	FPGA Implementations	177
7.9.1	Binary Adder	178
7.9.2	Radix 2^k Adders.	178
7.9.3	Carry Select Adder.	179
7.9.4	Logarithmic Adders	179
7.9.5	Long Operand Adder	179
7.9.6	Sequential Multioperand Adders.	180
7.9.7	Combinational Multioperand Adders.	180
7.9.8	Comparison	181
7.10	Exercises	181
	References	182

8 Multipliers	183
8.1 Basic Algorithm	183
8.2 Combinational Multipliers	185
8.2.1 Ripple-Carry Parallel Multiplier	185
8.2.2 Carry-Save Parallel Multiplier	187
8.2.3 Multipliers Based on Multioperand Adders	189
8.2.4 Radix- 2^k and Mixed-Radix Parallel Multipliers	191
8.3 Sequential Multipliers	195
8.3.1 Shift and Add Multiplier	195
8.3.2 Shift and Add Multiplier with CSA	198
8.4 Integers	199
8.4.1 Mod $2B^{n+m}$ Multiplication	200
8.4.2 Modified Shift and Add Algorithm	202
8.4.3 Post Correction Multiplication	206
8.4.4 Booth Multiplier	208
8.5 Constant Multipliers	211
8.6 FPGA Implementations	215
8.6.1 Combinational Multipliers	215
8.6.2 Radix- 2^k Parallel Multipliers	216
8.6.3 Sequential Multipliers	216
8.6.4 Combinational Multipliers for Integers	217
8.6.5 Sequential Multipliers for Integers	219
8.7 Exercises	219
References	220
9 Dividers	221
9.1 Basic Digit-Recurrence Algorithm	221
9.2 Radix-2 Division	224
9.2.1 Non-Restoring Divider	224
9.2.2 Restoring Divider	227
9.2.3 Binary SRT Divider	229
9.2.4 Binary SRT Divider with Carry-Save Adder	232
9.2.5 Radix- 2^k SRT Dividers	234
9.3 Radix- B Dividers	239
9.4 Convergence Algorithms	245
9.5 FPGA Implementations	246
9.5.1 Digit-Recurrence Algorithms	247
9.5.2 Convergence Algorithms	248
9.6 Exercises	248
References	249
10 Other Operations	251
10.1 Binary to Radix- B Conversion (B even)	251
10.2 Radix- B to Binary Conversion (B even)	252

10.3	Square Rooters	254
10.3.1	Restoring Algorithm	254
10.3.2	Non-Restoring Algorithm	258
10.3.3	Fractional Numbers.	260
10.3.4	Convergence Methods (Newton–Raphson)	260
10.4	Logarithm	262
10.5	Exponential	264
10.6	Trigonometric Functions	268
10.7	FPGA Implementations	272
10.7.1	Converters	272
10.7.2	Square Rooters	273
10.7.3	Logarithm and Exponential	274
10.7.4	Trigonometric Functions	274
10.8	Exercises	274
	References	275
11	Decimal Operations	277
11.1	Addition	277
11.1.1	Decimal Ripple-Carry Adders	277
11.1.2	Base-B Carry-Chain Adders.	278
11.1.3	Base-10 Carry-Chain Adders	280
11.1.4	FPGA Implementation of the Base-10 Carry-Chain Adders	281
11.2	Base-10 Complement and Addition: Subtraction	282
11.2.1	Ten's Complement Numeration System.	282
11.2.2	Ten's Complement Sign Change	283
11.2.3	10's Complement BCD Carry-Chain Adder-Subtractor	283
11.2.4	FPGA Implementations of Adder Subtractors.	284
11.3	Decimal Multiplication	286
11.3.1	One-Digit by One-Digit BCD Multiplication	286
11.3.2	N by One BCD Digit Multiplier.	288
11.3.3	N by M Digits Multiplier	289
11.4	Decimal Division	290
11.4.1	Non-Restoring Division Algorithm	291
11.4.2	An SRT-Like Division Algorithm.	293
11.4.3	Other Methods for Decimal Division	297
11.5	FPGA Implementation Results	298
11.5.1	Adder-Subtractor Implementations	298
11.5.2	Multiplier Implementations	299
11.5.3	Decimal Division Implementations	301
11.6	Exercises	303
	References	303

12 Floating Point Arithmetic	305
12.1 IEEE 754-2008 Standard	305
12.1.1 Formats	306
12.1.2 Arithmetic and Interchange Formats	307
12.2 Arithmetic Operations	309
12.2.1 Addition of Positive Numbers	309
12.2.2 Difference of Positive Numbers	311
12.2.3 Addition and Subtraction	313
12.2.4 Multiplication	314
12.2.5 Division	315
12.2.6 Square Root	316
12.3 Rounding Schemes	318
12.3.1 Rounding Schemes in IEEE 754	319
12.4 Guard Digits	320
12.5 Arithmetic Circuits	321
12.5.1 Adder-Subtractor	322
12.5.2 Multiplier	327
12.5.3 Divider	331
12.5.4 Square Root	332
12.5.5 Implementation Results	334
12.6 Exercises	335
Reference	336
13 Finite-Field Arithmetic	337
13.1 Operations Modulo m	337
13.1.1 Addition and Subtraction Mod m	338
13.1.2 Multiplication Mod m	339
13.2 Division Modulo p	346
13.3 Operations Over $\mathbb{Z}_2[x]/f(x)$	347
13.3.1 Addition and Subtraction of Polynomials	347
13.3.2 Multiplication Modulo $f(x)$	347
13.4 Division Over $GF(2^m)$	351
13.5 FPGA Implementations	353
13.6 Exercises	354
References	355
14 Systems on Chip	357
14.1 System on Chip	357
14.2 Intellectual Property Cores	357
14.3 Embedded Systems	358
14.3.1 Embedded Microprocessors	359
14.3.2 Peripherals	362

14.3.3	Coprocessors	365
14.3.4	Memory	366
14.3.5	Busses.	368
References		369
15	Embedded Systems Development: Case Studies	371
15.1	Introduction to Xilinx EDK	371
15.1.1	Case Study 1-A: A Basic Embedded System	374
15.1.2	Hardware.	375
15.1.3	Programming and Debugging.	394
15.2	Case Study 1-B: Creating a Custom Peripheral	397
15.2.1	Design of a Custom Peripheral.	397
15.2.2	System's Hardware/Software Modification	406
15.2.3	Functional Simulation	409
15.3	Case Study 2: Implementation of a Custom Coprocessor.	414
15.3.1	A Brief Introduction to the AES-128 Cipher	416
15.3.2	Software Implementation of the AES-128 Cipher.	417
15.3.3	Profiling	422
15.3.4	Coprocessor Design	424
15.3.5	Modification of the Embedded System	429
15.3.6	Simulation	431
15.3.7	Experimental Results	434
References		434
16	Partial Reconfiguration on Xilinx FPGAs	435
16.1	Partial Reconfiguration on Xilinx FPGAs	435
16.2	Design Flow for Partial Reconfiguration	437
16.3	Case Study	437
16.3.1	Hardware Design	439
16.3.2	Partial Reconfiguration Flow on PlanAhead.	445
16.3.3	Software Development	452
References		459
About the Authors.		461
Index		463

Chapter 1

Basic Building Blocks

Digital circuits are no longer defined by logical schemes but by Hardware Description Language programs [1]. The translation of this kind of definition to an actual implementation is realized by Electronic Automation Design tools ([Chap. 5](#)). All along this book the chosen language is VHDL. In this chapter the most useful constructions are presented. For all of the proposed examples, the complete source code is available at the Authors' web page.

1.1 Combinational Components

1.1.1 Boolean Equations

Among the predefined operations of any Hardware Description Language are the basic Boolean operations. Boolean functions can easily be defined. Obviously, all the classical logic gates can be defined. Some of them are considered in the following example.

Example 1.1

The following VHDL instructions define the logic gates NOT, AND2, OR2, NAND2, NOR2, XOR2, XNOR2, NAND3, NOR3, XOR3, XNOR3 ([Fig. 1.1](#)).

```
b <= NOT(a);  
c <= a AND b;  
c <= a OR b;  
c <= a NAND b;
```




Fig. 1.1 Logic gates

```
c <= a NOR b;
c <= a XOR b;
c <= a XNOR b;
d <= NOT(a AND b AND c);
d <= NOT(a OR b OR c);
d <= a XOR b XOR c;
d <= NOT(a XOR b XOR c);
```

The same basic Boolean operations can be used to define sets of logic gates working in parallel. As an example, assume that signals $a = (a_{n-1}, a_{n-2}, \dots, a_0)$ and $b = (b_{n-1}, b_{n-2}, \dots, b_0)$ are n -bit vectors. The following assignation defines a set of n AND2 gates that compute $c = (a_{n-1} \cdot b_{n-1}, a_{n-2} \cdot b_{n-2}, \dots, a_0 \cdot b_0)$:

```
c <= a AND b;
```

More complex Boolean functions can also be defined. It is worthwhile to indicate that within most Field Programmable Gate Arrays (FPGA) the basic combinational components are not 2-input logic gates but Look Up Tables (LUT) allowing the implementation of any Boolean function of a few numbers (4, 5, 6) of variables ([Chap. 5](#)). Hence, it makes sense to consider the possibility of defining small combinational components by the set of Boolean functions they implement.



Example 1.2

The following VHDL instruction defines an ANDORI gate (a 4-input 1-output component implementing the complement of $a \cdot b \vee c \cdot d$, Fig. 1.2)

```
e <= NOT((a AND b) OR (c AND d));
```

and the two following instructions define a 1-bit full adder (a 3-input 2-output component implementing $a+b+c_{in}$ mod 2 and $a \cdot b \vee a \cdot c_{in} \vee b \cdot c_{in}$, Fig. 1.3).

```
s <= a XOR b XOR cin;
cout <= (a AND b) OR (a AND cin) OR (b AND cin);
```

Fig. 1.2 ANDORI gate**Fig. 1.3** One-bit full adder

1.1.2 Tables

Combinational components can also be defined by their truth tables, without the necessity to translate their definition to Boolean equations. As a first example, consider a 1-digit to 7-segment decoder, that is a 4-input 7-output combinational circuit.

Example 1.3

The behavior of a 4-to-7 decoder (Fig. 1.4) can be described by a conditional assignment instruction

```
WITH digit SELECT segments <=
  "1110111" WHEN "0000",
  "0010010" WHEN "0001",
  "1011101" WHEN "0010",
  "1011011" WHEN "0011",
  "0111010" WHEN "0100",
  "1101011" WHEN "0101",
  "1101111" WHEN "0110",
  "1010010" WHEN "0111",
  "1111111" WHEN "1000",
  "1111011" WHEN "1001",
  "1111110" WHEN "1010",
  "0101111" WHEN "1011",
  "1100101" WHEN "1100",
  "0011111" WHEN "1101",
  "1101101" WHEN "1110",
  "1101100" WHEN OTHERS;
```

The last choice of a WITH... SELECT construction must be WHEN OTHERS in order to avoid the inference of an additional latch, and it is the same for other multiple choice instructions such as CASE.

As mentioned above, small Look Up Tables are basic components of most FPGA families. The following example is a generic 4-input 1-output LUT.





Fig. 1.4 Four-digit to seven-segment decoder

Fig. 1.5 Four-input Look Up Table



Example 1.4

The following entity defines a 4-input Boolean function whose truth vector is stored within a generic parameter (Fig. 1.5). Library declarations are omitted.

```

ENTITY lut4 IS
  GENERIC(truth_vector: STD_LOGIC_VECTOR(0 to 15));
  PORT (
    a: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    b: OUT STD_LOGIC
  );
END lut4;

ARCHITECTURE behavior OF lut4 IS
BEGIN
  PROCESS(a)
    VARIABLE c: NATURAL;
  BEGIN
    c := CONV_INTEGER(a);
    b <= truth_vector(c);
  END PROCESS;
END behavior;


```

Then the following component instantiation defines a 4-input XOR function.

```

xor4: lut4
GENERIC MAP(truth_vector => "0110100110010110")
PORT MAP(a => a, b => b);

```

Fig. 1.6 Multiplexers**Comment 1.1**

The VHDL model of the preceding Example 1.4 can be used for simulation purposes, independently of the chosen FPGA vendor. Nevertheless, in order to implement an actual circuit, the corresponding vendor's primitive component should be used instead (Chap. 5).

1.1.3 Controllable Connections

Multiplexers are the basic components for implementing controllable connections. Conditional assignments are used for defining them. Some of them are considered in the following example.

Example 1.5

The following conditional assignments define a 2-to-1 and a 4-to-1 multiplexer (Fig. 1.6). The signal types must be compatible with the conditional assignments: *a*, *b*, *c*, *d* and *e* are assumed to be *n*-bit vectors for some constant value *n*.

```
WITH sel SELECT c <= a WHEN '0', b WHEN OTHERS;
```

```
WITH sel SELECT e <=
  a WHEN "00",
  b WHEN "01",
  c WHEN "10",
  d WHEN OTHERS;
```


Demultiplexers, address decoders and tri-state buffers are other components frequently used for implementing controllable connections such as buses.

Example 1.6

The following equations define a 1-bit 1-to-2 demultiplexer (Fig. 1.7a)

```
b <= NOT(sel) AND a;
c <= sel AND a;
```

and the following conditional assignments a 1-to-4 demultiplexer (Fig. 1.7b)

Fig. 1.7 Demultiplexers

```

WITH sel SELECT b <=
  a WHEN "00", (OTHERS => '0') WHEN OTHERS;
WITH sel SELECT c <=
  a WHEN "01", (OTHERS => '0') WHEN OTHERS;
WITH sel SELECT d <=
  a WHEN "10", (OTHERS => '0') WHEN OTHERS;
WITH sel SELECT e <=
  a WHEN "11", (OTHERS => '0') WHEN OTHERS;
  
```

In the second case the signal types must be compatible with the conditional assignments: a , b , c , d and e are assumed to be n -bit vectors for some constant value n .

An address decoder is a particular case of 1-bit demultiplexer whose input is 1.




Example 1.7

The following equations define a 3-input address decoder (Fig. 1.8).

```

rows(0) <=
  NOT(address(2)) AND NOT(address(1)) AND NOT(address(0));
rows(1) <=
  NOT(address(2)) AND NOT(address(1)) AND address(0);
rows(2) <=
  NOT(address(2)) AND address(1)           AND NOT(address(0));
rows(3) <=
  NOT(address(2)) AND address(1)           AND address(0);
rows(4) <=
  address(2)      AND NOT(address(1)) AND NOT(address(0));
rows(5) <=
  address(2)      AND NOT(address(1)) AND address(0);
rows(6) <=
  address(2)      AND address(1)       AND NOT(address(0));
rows(7) <=
  address(2)      AND address(1)       AND address(0);
  
```

Three-state buffers implement controllable switches.

Fig. 1.8 Address decoder**Fig. 1.9** Three-state buffer**Fig. 1.10** Example of a data bus**Example 1.8**

The following conditional assignment defines a tri-state buffer (Fig. 1.9): when the enable signal is equal to 1, output b is equal to input a , and when the enable signal is equal to 0, output b is disconnected (high impedance state). The signal types must be compatible with the conditional assignments: a and b are assumed to be n -bit vectors for some constant value n .


```
WITH enable SELECT b <=
  a WHEN '1',
  (OTHERS =>'Z') WHEN OTHERS;
```

An example of the use of demultiplexers and tri-state buffers, namely a data bus, is shown in Fig. 1.10.

Example 1.9

The circuit of Fig. 1.10, made up of demultiplexers and tri-state buffers, can be described by Boolean equations (the multiplexers) and conditional assignments (the three-state buffers).

Fig. 1.11 Data bus, second version



```

enable_a <= y(2)      AND y(1);
enable_b <= y(2)      AND NOT(y(1));
enable_c <= NOT(y(2)) AND y(1);
enable_d <= NOT(y(2)) AND NOT(y(1))    AND y(0);
enable_e <= NOT(y(2)) AND NOT(y(1))    AND NOT(y(0));
WITH enable_a SELECT data_bus <=
  a WHEN '1', (OTHERS =>'Z') WHEN OTHERS;
WITH enable_b SELECT data_bus <=
  b WHEN '1', (OTHERS =>'Z') WHEN OTHERS;
WITH enable_c SELECT data_bus <=
  c WHEN '1', (OTHERS =>'Z') WHEN OTHERS;
WITH enable_d SELECT data_bus <=
  d WHEN '1', (OTHERS =>'Z') WHEN OTHERS;
WITH enable_e SELECT data_bus <=
  e WHEN '1', (OTHERS =>'Z') WHEN OTHERS;

```

Nevertheless, the same functionality can be implemented by an 8-bit 5-to-1 multiplexer (Fig. 1.11).

```



WITH y SELECT data_bus <=
  a WHEN "111" | "110",
  b WHEN "101" | "100",
  c WHEN "011" | "010",
  d WHEN "001",
  e WHEN OTHERS;

```

Generally, this second implementation is considered safer than the first one. In fact, tri-state buffers should not be used within the circuit core. They should only be used within I/O-port components (Sect. 1.4).

1.1.4 Arithmetic Circuits

Among the predefined operations of any Hardware Description Language there are also the basic arithmetic operations. The translation of this kind of description to

Fig. 1.12 n -bit adders**Fig. 1.13** n -bit by m -bit multiplier

actual implementations, using special purpose FPGA resources (carry logic, multiplier blocks), is realized by Electronic Automation Design tools ([Chap. 5](#)).

Example 1.10

The following arithmetic equation defines an adder mod 2^n , being a , b and s n -bit vectors and c_{IN} an input carry (Fig. 1.12a).

```
s <= a + b + c_in;
```

By adding a most significant bit 0 to one (or both) of the n -bit operands a and b , an n -bit adder with output carry c_{OUT} can be defined (Fig. 1.12b). The internal signal *sum* is an $(n+1)$ -bit vector.


```
sum <= ('0'&a) + b + c_in;
s <= sum(n-1 DOWNTO 0);
c_out <= sum(n);
```

The following arithmetic equation defines an n -bit by m -bit multiplier where a is an n -bit vector, b an m -bit vector and *product* an $(n+m)$ -bit vector (Fig. 1.13).

```
product <= a * b;
```

Comment 1.2

In most VHDL models available at the Authors' web page, the type *unsigned* has been used, so that bit-vectors can be treated as natural numbers. In some cases, it could be better to use the *signed* type, for example when bit-vectors are interpreted as 2's complement integers, and when magnitude comparisons or sign-bit extensions are performed.

Fig. 1.14 D flip-flops

1.2 Sequential Components

1.2.1 Flip-Flops

The basic sequential component is the D-flip-flop. In fact, several types of D-flip-flop can be considered: positive edge triggered, negative edge triggered, with asynchronous input(s) and with complemented output.

Example 1.11

The following component is a D-flip-flop triggered by the positive edge of *clk* (Fig. 1.14a),

```
PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN q <= d; END IF;
END PROCESS;
```

while the following, which is controlled by the negative edge of *clkb*, has two asynchronous inputs *clearb* (active at low level) and *preset* (active at high level), having *clearb* priority, and has two complementary outputs *q* and *qb* (Fig. 1.14b).


```
PROCESS (clkb, preset, clearb)
BEGIN
  IF clearb = '0' THEN q <= '0'; qb <= '1';
  ELSIF preset = '1' THEN q <= '1'; qb <= '0';
  ELSIF clk'b'EVENT AND clk = '0' THEN q <= d; qb <= not(d);
  END IF;
END PROCESS;
```

Comment 1.3

The use of level-controlled, instead of edge-controlled, components is not recommendable. Nevertheless, if it were necessary, a D-latch could be modeled as follows:

```
IF en = '1' THEN q <= d; END IF;
```

where *en* is the enable signal and *d* the data input.

Fig. 1.15 Parallel register

1.2.2 Registers

Registers are sets of D-flip-flops controlled by the same synchronization and control signals, and connected according to some regular scheme (parallel, left or right shift, bidirectional shift).

Example 1.12

The following component is a parallel register with *ce* (*clock enable*) input, triggered by the positive edge of *clk* (Fig. 1.15).



```
PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
    IF ce = '1' THEN q <= d; END IF;
  END IF;
END PROCESS;
```

As a second example (Fig. 1.16), the next component is a right shift register with parallel input (controlled by *load*) and serial input (controlled by *shift*).

```
PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
    IF load = '1' THEN q <= parallel_in;
    ELSIF shift = '1' THEN
      q <= serial_in & q(n-1 downto 1);
    END IF;
  END IF;
END PROCESS;
```

1.2.3 Counters

A combination of registers and arithmetic operations permits the definition of counters.



Fig. 1.16 Right shift register**Fig. 1.17** Up/down counter**Example 1.13**

This defines an up/down counter (Fig. 1.17) with control signals *load* (input *parallel_in*), *count* (update the state of the counter) and *upb_down* (0: count up, 1: count down).

```
PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
    IF load = '1' THEN q <= parallel_in;
    ELSIF count = '1' AND upb_down = '0' THEN
      q <= q + 1;
    ELSIF count = '1' AND upb_down = '1' THEN
      q <= q - 1;
    END IF;
  END IF;
END PROCESS;
```

The following component is a down counter (Fig. 1.18) with control signals *load* (input *parallel_in*) and *count* (update the state of the counter). An additional binary output *equal_zero* is raised when the state of the counter is *zero* (all 0's vector).

```
PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
    IF load = '1' THEN q <= parallel_in;
    ELSIF count = '1' THEN q <= q - 1;
    END IF;
  END IF;
END PROCESS;
equal_zero <= '1' WHEN q = zero ELSE '0';
```

Fig. 1.18 Down counter**Fig. 1.19** Moore machine

1.2.4 Finite State Machines

Hardware Description Languages allow us to define finite state machines at an input/output behavioral level. The translation to an actual implementation including registers and combinational circuits—a classical problem of traditional switching theory—is realized by Electronic Automation Design tools ([Chap. 5](#)).

In a Moore machine, the output state only depends on the current internal state (Fig. 1.19) while in a Mealy machine the output state depends on both the input state and the current internal state (Fig. 1.20). Let $t_{SUinput}$ be the maximum set up time of the input state with respect to the positive clock edge, t_1 the maximum delay of the combinational block that computes the next internal state, and t_2 the maximum delay of the combinational block that computes the output state. Then, in the case of a Moore machine, the following conditions must hold

$$t_{SUinput} + t_1 < T_{CLK} \text{ and } t_2 < T_{CLK}, \quad (1.1)$$

and in the case of a Mealy machine

$$t_{SUinput} + t_1 < T_{CLK} \text{ and } t_{SUinput} + t_2 < T_{CLK}. \quad (1.2)$$





Fig. 1.20 Mealy machine

The set up and hold times of the register (Chap. 6) have not been taken into account.

Example 1.14

A Moore machine is shown in Fig. 1.21. It is the control unit of a programmable timer (Exercise 2.6.2). It has seven internal states, three binary input signals *start*, *zero* and *reference*, and two output signals *operation* (2 bits) and *done*. It can be described by the following processes.

```
next_state: PROCESS(reset, clk)
BEGIN
  IF reset = '1' THEN current_state <= 0;
  ELSIF clk'EVENT AND clk = '1' THEN
    CASE current_state IS
      WHEN 0 => IF start = '0'
                    THEN current_state <= 1;
                    END IF;
      WHEN 1 => IF start = '1'
                    THEN current_state <= 2;
                    END IF;
      WHEN 2 => current_state <= 3;
      WHEN 3 => IF zero = '1'
                    THEN current_state <= 0;
                    ELSE current_state <= 4;
                    END IF;
      WHEN 4 => IF reference = '0'
                    THEN current_state <= 5;
                    END IF;
      WHEN 5 => IF reference = '1'
                    THEN current_state <= 6;
```

**Fig. 1.21** An example of a Moore machine

```

        END IF;
WHEN 6 => current_state <= 3;
END CASE;
END IF;
END PROCESS next_state;

output_state: PROCESS(current_state)
BEGIN
CASE current_state IS
WHEN 0 TO 1 => operation <= "00"; done <= '1';
WHEN 2 =>         operation <= "11"; done <= '0';
WHEN 3 TO 5 =>     operation <= "00"; done <= '0';
WHEN 6 =>         operation <= "01"; done <= '0';
END CASE;
END PROCESS output_state;

```

Example 1.15

Consider the Mealy machine of Table 1.1. It has four internal states, two binary inputs x_1 and x_0 , and one binary output z . Assume that x_0 and x_1 are

Table 1.1 A Mealy machine: next state/z

	X ₁ x ₀ : 00	01	10	11
A	A/0	B/0	A/1	D/1
B	B/1	B/0	A/1	C/0
C	B/1	C/1	D/0	C/0
D	A/0	C/1	D/0	D/1

periodic, but out of phase, signals. Then the machine detects if x_0 changes before x_1 or if x_1 changes before x_0 . In the first case the sequence of internal states is A B C D A B... and $z = 0$. In the second case the sequence is D C B A D C... and $z = 1$.

It can be described by the following processes.

```

input_state <= x1&x0;
next_state: PROCESS (reset, clk)
BEGIN
    IF reset = '1' THEN current_state <= A;
    ELSIF clk'EVENT AND clk = '1' THEN
        CASE current_state IS
            WHEN A => IF input_state = "01" THEN
                current_state <= B;
            ELSIF input_state = "11" THEN
                current_state <= D;
            END IF;
            WHEN B => IF input_state = "10" THEN
                current_state <= A;
            ELSIF input_state = "11" THEN
                current_state <= C;
            END IF;

            WHEN C => IF input_state = "00" THEN
                current_state <= B;
            ELSIF input_state = "10" THEN
                current_state <= D;
            END IF;
            WHEN D => IF input_state = "00" THEN
                current_state <= A;
            ELSIF input_state = "01" THEN
                current_state <= C;
            END IF;

        END CASE;
    END IF;
END PROCESS;
```