

SUBSTRATE NOISE COUPLING IN RFICs

ANALOG CIRCUITS AND SIGNAL PROCESSING SERIES

Consulting Editor: Mohammed Ismail. Ohio State University

Titles in Series:

SUBSTRATE NOISE COUPLING IN RFICs

Helmy, Ahmed, Ismail, Mohammed

ISBN: 978-1-4020-8165-1

BROADBAND OPTO-ELECTRICAL RECEIVERS IN STANDARD CMOS

Hermans, Carolien, Steyaert, Michiel

ISBN: 978-1-4020-6221-6

ULTRA LOW POWER CAPACITIVE SENSOR INTERFACES

Bracke, Wouter, Puers, Robert, Van Hoof, Chris

ISBN: 978-1-4020-6231-5

LOW-FREQUENCY NOISE IN ADVANCED MOS DEVICES

Haartman, Martin v., Östling, Mikael

ISBN-10: 1-4020-5909-4

CMOS SINGLE CHIP FAST FREQUENCY HOPPING SYNTHESIZERS FOR WIRELESS MULTI-GIGAHERTZ APPLICATIONS

Bourdi, Taoufik, Kale, Izzet

ISBN: 978-14020-5927-8

ANALOG CIRCUIT DESIGN TECHNIQUES AT 0.5V

Chatterjee, S., Kinget, P., Tsividis, Y., Pun, K.P.

ISBN-10: 0-387-69953-8

IQ CALIBRATION TECHNIQUES FOR CMOS RADIO TRANCEIVERS

Chen, Sao-Jie, Hsieh, Yong-Hsiang

ISBN-10: 1-4020-5082-8

FULL-CHIP NANOMETER ROUTING TECHNIQUES

Ho, Tsung-Yi, Chang, Yao-Wen, Chen, Sao-Jie

ISBN: 978-1-4020-6194-3

THE GM/ID DESIGN METHODOLOGY FOR CMOS ANALOG LOW POWER INTEGRATED CIRCUITS

Jespers, Paul G.A.

ISBN-10: 0-387-47100-6

PRECISION TEMPERATURE SENSORS IN CMOS TECHNOLOGY

Pertjjs, Michiel A.P., Huijsing, Johan H.

ISBN-10: 1-4020-5257-X

CMOS CURRENT-MODE CIRCUITS FOR DATA COMMUNICATIONS

Yuan, Fei

ISBN: 0-387-29758-8

RF POWER AMPLIFIERS FOR MOBILE COMMUNICATIONS

Reynaert, Patrick, Steyaert, Michiel

ISBN: 1-4020-5116-6

ADVANCED DESIGN TECHNIQUES FOR RF POWER AMPLIFIERS

Rudiakova, A.N., Krizhanovski, V.

ISBN 1-4020-4638-3

CMOS CASCADE SIGMA-DELTA MODULATORS FOR SENSORS AND TELECOM

del Río, R., Medeiro, F., Pérez-Verdú, B., de la Rosa, J.M., Rodríguez-Vázquez, A.

ISBN 1-4020-4775-4

SIGMA DELTA A/D CONVERSION FOR SIGNAL CONDITIONING

Philips, K., van Roermund, A.H.M.

Vol. 874, ISBN 1-4020-4679-0

CALIBRATION TECHNIQUES IN NYQUIST AD CONVERTERS

van der Ploeg, H., Nauta, B.

Vol. 873, ISBN 1-4020-6134-0

ADAPTIVE TECHNIQUES FOR MIXED SIGNAL SYSTEM ON CHIP

Fayed, A., Ismail, M.

Vol. 872, ISBN 0-387-32154-3

WIDE-BANDWIDTH HIGH-DYNAMIC RANGE D/A CONVERTERS

Doris, Konstantinos, van Roermund, Arthur, Leenaerts, Domine

Vol. 871 ISBN: 0-387-30415-0

Substrate Noise Coupling in RFICs

by

AHMED HELMY

Ohio State University, Columbus, OH, USA

and

MOHAMMED ISMAIL

Analog VLSI Lab, The Ohio State University, Columbus, OH, USA

 Springer

Dr. Ahmed Helmy
Ohio State University
Dept. Electrical & Computer
Engineering
2015 Neil Avenue
Columbus OH 43210
USA
Ahmed.Helmy@asu.edu

Dr. Mohammed Ismail
Analog VLSI Lab
The Ohio State University
Dept. Electrical & Computer
Engineering
2015 Neil Avenue
Columbus OH 43210
USA
ismail@ece.osu.edu

ISBN: 978-1-4020-8165-1

e-ISBN: 978-1-4020-8166-8

Library of Congress Control Number: 2008922524

© 2008 Springer Science+Business Media B.V.

No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Printed on acid-free paper

9 8 7 6 5 4 3 2 1

springer.com

*This book is dedicated to Yasmin, Zeina, Aly,
Omar and Mohammed Ismail's family*

Preface

Substrate noise coupling in integrated circuits (ICs) is the process by which interference signals in the form of voltage and current glitches cause parasitic currents to flow in the silicon substrate to various parts of the IC. The source of such glitches and parasitic currents could be from the switching noise of high speed digital clocks on the same chip. In RF and mixed signal ICs the switching noise is coupled to sensitive analog and RF nodes in the IC causing degradation in performance that could severely impact the yield. Thus, overcoming substrate coupling is a key issue in successful “system on chip” first-pass integration where RF and mixed signal blocks, high speed digital I/O interface are integrated with digital signal processing algorithms on the same chip. This is particularly true as we move to sub-90 nanometer system on chip integration.

In this book a substrate aware design flow is built, calibrated to silicon and used as part of the design and validation flows to uncover and fix substrate coupling problems in RF ICs. The flow is used to develop a comprehensive RF substrate noise isolation design guide to be used by RF designers during the floor planning, circuit design and validation phases. This will allow designers to optimize the design, maximize noise isolation and protect sensitive analog/RF blocks from being degraded by substrate noise coupling.

Several effects of substrate coupling on circuit performance will be identified and remedies will be given based on the proposed design guide. Three case studies are designed to analyze the substrate coupling problem in RFICs. The case studies are designed to gradually attack the problem at the device (Case 1), circuit (Case 2) and system levels (Case 3). At the device level a special emphasis is given to the design of on chip inductors as an important device in today’s SOC systems and the impact of substrate noise coupling on the inductor performance is characterized. An accurate model is developed for a broadband fit of the inductor scattering parameters to a lumped macro model that is used in the system analysis of case study 3. This model is shown to be scalable and is proven to be accurate when applied to various frequency bands and inductor geometries. A special emphasis is put on the DFM effects that affect the design robustness. A circuit level case study is developed and results are compared to simulations and silicon measurements to highlight the need for such a flow before silicon fabrication “taping out” to ensure a yielding part. In case study 3 a system level problem is studied on a GSM cellular receiver chain.

The results are used as a demonstration vehicle to debug and resolve a system level substrate noise coupling problem that would otherwise have caused the receiver to malfunction, with adverse implication on yield and profit margin for such a high volume product.

Chapter 1 introduces the work and highlights the motivation, objective and contribution. Chapter 2 discusses the phenomena of substrate coupling. Devices to substrate interface, noise injection, reception and propagation are explained in details. The industry standard algorithms used to model the substrate are studied and compared. The design methodology used to account for and integrate the substrate model in the design flow is highlighted. In Chapter 3 the design experiments are discussed, a test chip is described together with the de-embedding technique and measurement procedure. The design flow is then developed to model the substrate and is calibrated to the measurement data and simulations vs. measurements are reported as a foundation of a design flow that is used in the next chapters. In Chapter 4 a substrate isolation guide is developed based on two main methodologies. First, circuit and layout considerations are presented to maximize isolation, namely floor planning techniques. Supply line distribution and ground rails are also designed to maximize substrate isolation. Secondly, isolation structures are introduced and designed. Biasing and sizing of such structures are discussed; all are based on the calibrated design environment developed in Chapter 3. In Chapter 5 understanding the impact of these isolation structures and the substrate characteristics is used to develop a design flow for on chip spiral inductors. Measurements and simulations are compared to validate the flow and various flavors of on chip inductors are designed to fit the needs of several RF applications. A scalable inductor macro model is developed that is shown to be usable to a very good accuracy across a wide variety of inductor geometries and frequency bands. DFM effects are studied and their impacts are highlighted on the inductor performance. Chapter 6 presents three industrial case studies. The case studies are designed to gradually show the impact of substrate coupling at a device, a circuit and then at a system level. Simulation and measurement results are shown with and without applying the isolation techniques and results are compared. Chapter 7 concludes the work and proposes future work.

This book is intended for RF and mixed signal design engineers, system-on-chip designers and process engineers as well as graduate students and researchers in the fields of integrated circuits and systems on chip design and optimization.

The work has its roots in the Ph.D. dissertation of the first author, completed at the Analog VLSI Lab, the Department of Electrical and Computer Engineering, The Ohio State University. We would like to thank all those who assisted us during different phases of this work including our colleagues at the Analog VLSI Lab and at Intel Corporation. We also like to thank the Semiconductor Research Corporation for partially funding this work. Finally, we would like to thank our families for their help and support.

Columbus, Ohio

Ahmed Helmy
Mohammed Ismail

Contents

1	Introduction	1
1.1	Motivation and Objectives	1
1.2	Contributions	5
1.3	Book Organization.....	5
2	Analysis of Substrate Noise Coupling	7
2.1	Process Regions	7
2.2	Process Cross Sections	8
2.3	Connection of Devices to the Substrate	10
2.4	Noise Coupling Mechanism	12
2.5	Substrate Doping Profile Tradeoffs	18
2.6	Substrate Model Extraction in the IC Design Flow	18
2.7	Doping Profile Considerations	19
2.8	Substrate Model Extraction Kernels	20
2.9	Conclusion	24
3	Experimental Data to Calibrate the Design Flow	25
3.1	Introduction	25
3.2	The Test Chip	26
3.3	Baseline Isolation	28
3.4	Effect of p-Guard Ring on Isolation	30
3.5	Effect of n-Guard Ring on Isolation	32
3.6	Effect of Deep n-Well on Isolation	35
3.7	Effect of Deep Trench on Isolation	37
3.8	De-embedding	38
3.9	Conclusion	41
4	Design Guide for Substrate Noise Isolation in RF Applications	43
4.1	Introduction	43
4.2	Isolation in Low Resistivity Substrate	43
4.3	Isolation vs. Frequency for Different Isolation Structures	44
4.4	Effect of Back Plane Connection on the Noise Isolation in High Resistivity Substrates	45

4.5	Substrate Contacts: Frontside or Backside? Both	48
4.6	P+ Guard Ring Isolation	48
4.7	P+ and N+ Guard Rings Isolation	55
4.8	Floor Planning Techniques to Minimize Coupling	56
4.9	Circuit Techniques to Minimize Coupling	59
4.10	Active Guard Rings	60
4.11	Conclusion	60
5	On Chip Inductors Design Flow	63
5.1	Introduction	63
5.2	Integrated Inductors	63
5.3	Inductor Design Flow	65
5.4	Analytical Exploration of the Design Space	65
5.5	Inductor Model and Substrate Parasitics	71
5.6	Calibrating the Field Solver	74
5.7	Model Fit	75
5.8	DFM Effects	77
5.9	Conclusion	85
6	Case Studies for the Impacts and Remedies of Substrate Noise Coupling	87
6.1	Introduction	87
6.2	System Level Case Study	88
6.3	Block Level Case Study	96
6.4	Device Level Case Study	101
6.5	Conclusion	103
7	Conclusion and Future Work	105
A	Scattering Parameters	107
B	Measurements Setup	109
	Bibliography	113
	Index	119

List of Figures

1.1	History of Moore’s law	2
1.2	Trend in silicon systems and products	2
1.3	Substrate noise coupling at a glance	3
2.1	Cross section of a general BICMOS process	8
2.2	Contacts in N-well resistors and capacitors	9
2.3	Poly resistor model showing substrate network	11
2.4	Device models must be studied to accurately separate devices from the substrate	12
2.5	Device to substrate capacitive coupling	13
2.6	Cross section of a packaged chip showing bond wire noise	15
2.7	Substrate cut-off frequency f_c as a function of resistivity ρ_{sub}	17
2.8	Substrate as an undesired noise transfer medium	19
2.9	Discretization of substrate doping profiles	20
2.10	Representing a substrate by a mesh of resistors	21
3.1	The design flow used to characterize substrate noise coupling	26
3.2	The test bench used to simulate the substrate model of the isolation structures	26
3.3	Die photograph of the test chip used to measure the isolation of different substrate structures	27
3.4	Layout and cross section of the structure used to measure and simulate the baseline isolation	28
3.5	Measurement vs. simulation for baseline isolation structure	29
3.6	Layout and cross section of the structure used to measure and simulate the p+ guard ring isolation structure	30
3.7	Careful grounding is needed not to increase substrate noise coupling . .	31
3.8	p+ guard ring isolation once surrounding the receiver and once surrounding the transmitter	31
3.9	Layout and cross section of the structure used to measure and simulate the n+ guard ring isolation structure	33
3.10	Measurement data for n+ guard ring isolation structure	33
3.11	Measurement vs. simulation for n+ guard ring isolation structure	34
3.12	Comparison between isolation techniques	34

3.13	Layout and cross section of the structure used to measure and simulate the deep n-well guard ring isolation structure	35
3.14	Measurement and simulation data of the deep n-well guard ring isolation structure	36
3.15	Comparison between the isolation of two deep n well guard rings and two n well guard rings	37
3.16	Layout and cross section of the structure used to measure and simulate the deep trench isolation structure	38
3.17	Isolation of a p guard ring with a surrounding deep trench as compared to a regular p guard ring	38
3.18	Layout and equivalent circuit of the GSG structure with the DUT	39
3.19	Layout and equivalent circuit of the GSG open structure	39
3.20	Layout and equivalent circuit of the GSG short structure	40
4.1	Test structure used to simulate the backplane impact on isolation for resistive coupling	45
4.2	Baseline isolation for resistive coupling vs. backplane inductance	46
4.3	Test structure used to simulate the backplane impact on isolation for capacitive coupling	47
4.4	Baseline isolation for capacitive coupling	47
4.5	Test structure used to simulate the impact of guard rings on isolation	49
4.6	Guard ring Isolation vs. distance D	49
4.7	Guard ring grounding schemes	51
4.8	Guard ring grounding scheme simulation data $L_{GR} = 1$ nH	51
4.9	Guard ring Isolation vs. distance “d”	52
4.10	Guard ring isolation vs. distance “d”	52
4.11	Structure used to simulate guard ring isolation vs. distance “w”	53
4.12	Guard ring Isolation vs. ring width “w”	54
4.13	P and N Guard ring isolation structure	55
4.14	P and N guard ring isolation vs. enclosure distance “d”	56
4.15	Floor planning to minimize substrate noise coupling	57
4.16	Placements and biasing of the guard rings and ground lines	58
4.17	Layout used to simulate the impact of guard rings on differential noise	59
4.18	Differential isolation using p guard ring and dual p and n-well guard rings	60
5.1	Inductor design flow	66
5.2	Inductor layout showing design parameters and some DFM rules	67
5.3	L contours as a function of OD and W at a given N and S	68
5.4	Q contours as a function of OD and W at a given N and S	69
5.5	L, Q contours as a function of OD and W at a different N and S	70
5.6	Q vs. f showing different losses mechanisms	71
5.7	Differential inductor macro model	71
5.8	Test bench used to extract model parameters	73
5.9	Q and L simulation vs. measurement	74
5.10	Q and L simulation vs. measurement zoom in (<i>left</i>), parallel differential inductor (<i>right</i>)	75

5.11	Q and L macro model fit vs. sp file and percentage error	76
5.12a	Inductor physical parameters	76
5.12b	Inductor macro model and its fitting parameters	77
5.13	Q and L macro model fit vs. sp file and percentage error (<i>left</i>) inductor parameters (<i>right</i>)	78
5.14	Macro model fitting parameters	79
5.15	Bump relative positions to the on-chip inductor	79
5.16	Impact of bumps on the inductor Q and L (OD = 120 μm , W = 4.7 μm , S = 0.6 μm , N = 5)	80
5.17	Impact of temperature on the inductor Q and L	81
5.18	Impact of process variation on inductor performance	81
5.19a	Inductor with top metal fill pattern	83
5.19b	Inductor with n-1 metal fill pattern	83
5.19c	Inductor with n-2 metal fill pattern	83
5.20a	Inductor with metal fill patterns for other metal layers	84
5.20b	Inductor with poly and diffusion fill patterns	84
5.21	Inductor with via fill patterns	84
5.22	Impact of dummification on Q and L	85
6.1	Block diagram of the RF receiver used in the case study	88
6.2	LO phase noise specification	89
6.3	LO phase noise mixing data	90
6.4	Substrate noise coupling model	91
6.5	Layout of the VCO, LO and mixer	92
6.6	Substrate noise coupling distribution (case of vco perturbation)	92
6.7	Substrate noise coupling distribution (case of blocker perturbation)	93
6.8	Layout comparison of both versions	94
6.9	Adding deep trenches in and around the VCO	94
6.10	Noise levels without deep trenches added (<i>left</i>), and with deep trenches added (<i>right</i>)	94
6.11	Noise aggressor and victim points using the modified VCO (<i>left</i>), noise levels (<i>right</i>)	95
6.12	A die photograph showing the VCO mixer section	96
6.13	Transmit buffer schematic without substrate network	97
6.14	Transmit buffer schematic with substrate network	98
6.15	Pout and Pgain vs. Pin with and without substrate model vs. silicon data at 1.9 GHz	98
6.16	S12 measured vs. simulation with and without substrate model at 1.9 GHz	99
6.17	Transmit buffer layout	99
6.18	Cascode stage in the transmit buffer layout	100
6.19	Transmit buffer PN unmodified layout (<i>right</i>) modified layout and measurement (<i>left</i>)	100
6.20	Inductor test cases	102
6.21	Inductance vs. freq for the four test cases	102
6.22	Quality factor vs. freq for the four test cases	103

A.1	Low-frequency description of two-port	108
A.2	High-frequency description of two-port. Z_0 is the characteristic impedance of the lines	108
B.1	VNA setup to measure S-parameters	110
B.2	Layout of the measured differential inductors	110
B.3	Layout of the measured differential inductors with all de embedding structures	111
B.4	Transmit buffer measurement setup and calibration steps	112