

Mohit Arora

# The Art of Hardware Architecture

Design Methods and Techniques  
for Digital Circuits

 Springer

# The Art of Hardware Architecture



Mohit Arora

# The Art of Hardware Architecture

Design Methods and Techniques  
for Digital Circuits



Springer

Mohit Arora  
Freescale Semiconductor  
Faridabad  
India  
mohit.arora@me.com

ISBN 978-1-4614-0396-8 e-ISBN 978-1-4614-0397-5  
DOI 10.1007/978-1-4614-0397-5  
Springer New York Dordrecht Heidelberg London

Library of Congress Control Number: 2011934353

© Springer Science+Business Media, LLC 2012

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.

The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed on acid-free paper

Springer is part of Springer Science+Business Media ([www.springer.com](http://www.springer.com))

*This book is dedicated to my wife Pooja  
and my daughter Prisha.*



# Preface

I started my Industry career in year 2000 in the field of Chip Design. My work involved lot of research that gave me opportunity to write technical papers, participate in various conferences and share practical experiences. During this journey I got lot of positive feedback on my publications. Readers have often asked me forcing me to think if I should write a book compiling all the practical experiences. The book's aim is to highlight all the complex issues, tasks and skills that must be mastered by an IP designer to design an optimized and robust digital circuit to solve a problem. The techniques and methodologies prescribed in the book, if properly employed, can significantly reduce the time it takes to convert initial ideas and concepts into right-first-time silicon.

The book is intended for a wide audience. Though it may be used in an undergraduate or graduate course, book is mainly intended for those in semiconductor industries who are directly involved with chip design and requires deeper understand of the subject.

This book is distinguished from others by its primary focus on real problems rather than theoretical concepts with its emphasis on design techniques across various aspects of chip-design.

The book covers aspects of chip design in a consistent way, starting with basic concepts in Chap. 1 and gradually increasing the depth to reach advanced concepts, such as EMC design techniques or sophisticated low power techniques like DVFS (Dynamic Voltage and Frequency scaling).

Chapter 1 covers “*metastability*” to help user understand more clearly the issues related to metastability, how it can be quantified and necessary techniques to minimize its effort.

Chapter 2 covers general set of recommendations around “*clocks and resets*” intended for use by designers while designing a block or Intellectual Property (IP). The guidelines are independent of any CAD tool or silicon process and are applicable to any ASIC designs.

Chapter 3 goes beyond synchronous clock designs and covers asynchronous clocks or “*handling multiple clocks*” in design, problems faced and solutions in order to get a robust designs that works on multiple clocks.

Chapter 4 covers all about “*Clock Dividers*” that a typical SoC may require generating number of phase related clocks. Apart from synchronous division where required clocks are generated by dividing the master clock by a power of two, chapter also covers odd division (Divide by 3, 5 etc.) as well as non-integer dividers (Divide by 1.5, 2.5 etc.).

Chapter 5 covers all about “*Low Power Design techniques*”. In recent times, power consumption has become a significant design constraint with shrinking technology as well as to meet power targets for energy efficient applications. This Chapter describes various design methodologies and techniques at various levels of design abstraction to reduce dynamic and as well as static power consumption.

Chapter 6 covers the concept of “*Pipelining*”, the way it applies to processor design to increase the throughput in terms of calculations per clock cycle. The chapter extends the scope of pipelining beyond microprocessor to cover typical circuits so as to increase performance.

Chapter 7 covers “*Endianess issues*” in design that may include several third-party IPs with different Endianess and the way it can be handled in the design in an optimal way.

Chapter 8 covers several hardware as well as software “*Debouncing Techniques*” to eliminate unwanted noise or glitch in the circuit caused by an external input (usually some kind of switch).

Chapter 9 covers deep details on EMC/EMI issues, the way it applies to digital circuits and design guidelines that can be followed at various level of abstraction for “*better EMC performance*”.

Theoretical part has been intentionally kept to the minimum that is essentially required to understand the subject. The guidelines explained across various chapters are independent of any CAD tool or silicon process and are applicable to any ASIC designs and can help designers to plan and to execute a successful System on Chip (SoC) with a well-structured and synthesizable RTL code.

There are few chapters that include Verilog Hardware Description Language (HDL) code for beginner’s who are learning digital circuits, however the same can be skipped by more advanced engineers who are already exposed to the fundamentals.

Some of the more advanced chapters like “*Design Guidelines for EMC performance*” have been thoroughly researched and have taken months to write in a way to make topics more relevant to digital designers.

Every possible effort was made to make the book self-contained. Any feedback/comments are welcome on this aspect or any other related aspects. Comments can be sent to me at the following mails: [mohit.arora@me.com](mailto:mohit.arora@me.com) or [mohit.arora@freescale.com](mailto:mohit.arora@freescale.com).

# Acknowledgements

The original idea behind “*The Art of Hardware Architecture*” was to link my years of experience as a design architect with the extensive research I have conducted. However, achieving the final shape of this book would not have been possible without many contributions.

My sweet wife *Pooja* was so patient with my late nights, and I want to thank her for her faithful support & encouragement in writing this book. Most of the work occurred on weekends, nights, while on vacation, and other times inconvenient to my family. I like to thank my parents for allowing me to follow my ambitions throughout my childhood.

I am grateful to *Prashant Bhargava*, my colleague from Freescale Semiconductor for his careful reading of drafts of this book and his constructive suggestions for improvement based on his years of experience. He also helped in book editing, formatting as well contribution to some of the sections in Chap. 7.

Special thanks to *Rakesh Pandey* and *Sudhi Ranjan Proch* from Freescale Semiconductor for their early help and feedback on some of the sections of the book.

I thank *Charles Glaser*, Senior Editor from Springer for providing me opportunity to publish with Springer and entire publication team at *Springer* who helped turn this book into excellent professional manuscript.

Mohit Arora



# Contents

<b>1</b>	<b>The World of Metastability</b>	1
1.1	Introduction	1
1.2	Theory of Metastability	1
1.3	Metastability Window	3
1.4	Calculating MTBF	3
1.5	Avoiding Metastability	5
1.5.1	Using a Multi-stage Synchronizer	6
1.5.2	Multi-stage Synchronizer Using Clock Boost Circuitry	6
1.6	Metastability Test Circuitry	7
1.7	Types of Synchronizers	8
1.8	Metastability/General Recommendations	10
<b>2</b>	<b>Clocks and Resets</b>	11
2.1	Introduction	11
2.2	Synchronous Designs	11
2.2.1	Avoid Using Ripple Counters	12
2.2.2	Gated Clocks	12
2.2.3	Double-Edged or Mixed Edge Clocking	13
2.2.4	Flip Flops Driving Asynchronous Reset of Another Flop	13
2.3	Recommended Design Techniques	14
2.3.1	Avoid Combinational Loops in Design	14
2.3.2	Avoid Delay Chains in Digital Logic	16
2.3.3	Avoid Using Asynchronous Based Pulse Generator	16
2.3.4	Avoid Using Latches	17
2.3.5	Avoid Using Double-Edged Clocking	20
2.4	Clocking Schemes	22
2.4.1	Internally Generated Clocks	22
2.4.2	Divided Clocks	24
2.4.3	Ripple Counters	25
2.4.4	Multiplexed Clocks	25
2.4.5	Synchronous Clock Enables and Gated Clocks	26

- 2.5 Clock Gating Methodology..... 28
  - 2.5.1 Latch Free Clock Gating Circuit..... 28
  - 2.5.2 Latch Based Clock Gating Circuit..... 30
  - 2.5.3 Gating Signals..... 32
  - 2.5.4 Data Path Re-ordering to Reduce Switching Propagation..... 32
- 2.6 Reset Design Strategy..... 32
  - 2.6.1 Design with Synchronous Reset..... 33
  - 2.6.2 Design with Asynchronous Reset..... 36
  - 2.6.3 Flip Flops with Asynchronous Reset and Asynchronous Set..... 38
  - 2.6.4 Asynchronous Reset Removal Problem..... 40
  - 2.6.5 Reset Synchronizer..... 40
  - 2.6.6 Reset Glitch Filtering..... 42
- 2.7 Controlling Clock Skew..... 42
  - 2.7.1 Short Path Problem..... 43
  - 2.7.2 Clock Skew and Short Path Analysis..... 44
  - 2.7.3 Minimizing Clock Skew..... 46
- References..... 49
- 3 Handling Multiple Clocks..... 51**
  - 3.1 Introduction..... 51
  - 3.2 Multiple Clock Domains..... 51
  - 3.3 Problems with Multiple Clock Domains Design..... 51
    - 3.3.1 Setup Time and Hold Time Violation..... 53
    - 3.3.2 Metastability..... 53
  - 3.4 Design Tips for Efficient Handling of a Design with Multiple Clocks..... 54
    - 3.4.1 Clock Nomenclature..... 54
    - 3.4.2 Design Partitioning..... 55
    - 3.4.3 Clock Domain Crossing..... 55
  - 3.5 Synchronous Clock Domain Crossing..... 58
    - 3.5.1 Clocks with the Same Frequency and Zero Phase Difference..... 59
    - 3.5.2 Clocks with the Same Frequency and Constant Phase Difference..... 59
    - 3.5.3 Clocks with the Different Frequency and Variable Phase Difference..... 60
  - 3.6 Handshake Signaling Method..... 64
    - 3.6.1 Requirements for Handshake Signaling..... 65
    - 3.6.2 Disadvantages of Handshake Signaling..... 66
  - 3.7 Data Transfer Using Synchronous FIFO..... 66
    - 3.7.1 Synchronous FIFO Architecture..... 67

- 3.7.2 Working of Synchronous FIFO..... 68
- 3.8 Asynchronous FIFO (or Dual Clock FIFO)..... 69
  - 3.8.1 Avoid Using Binary Counters for the Pointer Implementation ..... 70
  - 3.8.2 Use Gray Coding Instead of Binary for the Counters..... 71
  - 3.8.3 Gray Code Implementation of FIFO Pointers..... 74
  - 3.8.4 FIFO Full and FIFO Empty Generation..... 79
  - 3.8.5 Dual Clock FIFO Design ..... 82
- References..... 86
- 4 Clock Dividers** ..... 87
  - 4.1 Introduction..... 87
  - 4.2 Synchronous Divide by Integer Value ..... 87
  - 4.3 Odd Integer Division with 50% Duty Cycle..... 88
  - 4.4 Non-integer Division (with a Non 50% Duty Cycle) ..... 90
    - 4.4.1 Divide by 1.5 with Non 50% Duty Cycle ..... 90
    - 4.4.2 Counter Implementation for Divide by 4.5 (Non 50% Duty Cycle) ..... 91
  - 4.5 Alternate Approach for Divide by N..... 92
    - 4.5.1 LUT Implementation for Divide by 1.5 ..... 93
  - Reference ..... 93
- 5 Low Power Design**..... 95
  - 5.1 Introduction..... 95
  - 5.2 Sources of Power Consumption..... 95
  - 5.3 Power Reduction at Different Levels of Design Abstraction..... 96
  - 5.4 System Level Power Reduction ..... 98
    - 5.4.1 System on Chip (SoC) Approach..... 98
    - 5.4.2 Hardware/Software Partitioning ..... 98
    - 5.4.3 Low Power Software..... 101
    - 5.4.4 Choice of Processor ..... 102
  - 5.5 Architecture Level Power Reduction ..... 102
    - 5.5.1 Advanced Clock Gating ..... 103
    - 5.5.2 Dynamic Voltage and Frequency Scaling (DVFS) ..... 104
    - 5.5.3 Cache Based Architecture..... 105
    - 5.5.4 Log FFT Architecture ..... 106
    - 5.5.5 Asynchronous (Clockless) Design..... 106
    - 5.5.6 Power Gating..... 108
    - 5.5.7 Multi-threshold Voltage ..... 111
    - 5.5.8 Multi-supply Voltage..... 112
    - 5.5.9 Gate Memory Power ..... 112
  - 5.6 Register Transfer Level (RTL) Power Reduction ..... 113
    - 5.6.1 State Machine Encoding and Decomposition..... 113
    - 5.6.2 Binary Number Representation..... 114

- 5.6.3 Basic Gated Clock..... 115
- 5.6.4 One Hot Encoded Multiplexer ..... 117
- 5.6.5 Removing Redundant Transactions ..... 118
- 5.6.6 Resource Sharing ..... 119
- 5.6.7 Using Ripple Counters for Low Power..... 121
- 5.6.8 Bus Inversion ..... 124
- 5.6.9 High Activity Nets ..... 124
- 5.6.10 Enabling-Disabling Logic Clouds..... 125
- 5.7 Transistor Level Power Reduction..... 126
  - 5.7.1 Technology Level..... 126
  - 5.7.2 Layout Optimization ..... 127
  - 5.7.3 Substrate Biasing ..... 127
  - 5.7.4 Reduce Oxide Thickness..... 127
  - 5.7.5 Multi-oxide Devices..... 127
  - 5.7.6 Minimizing Capacitance by Custom Design ..... 128
- References..... 128
- 6 The Art of Pipelining ..... 129**
  - 6.1 Introduction..... 129
  - 6.2 Factors Affecting the Maximum Frequency of Clock ..... 129
    - 6.2.1 Clock Skew ..... 131
    - 6.2.2 Clock Jitter..... 131
  - 6.3 Pipelining ..... 133
  - 6.4 Pipelining Explained – A Real Life Example..... 136
  - 6.5 Performance Increase from Pipelining ..... 137
  - 6.6 Implementation of DLX Instruction ..... 140
  - 6.7 Effect of Pipelining on Throughput ..... 144
  - 6.8 Pipelining Principles..... 145
  - 6.9 Pipelining Hazards..... 146
    - 6.9.1 Structural Hazards ..... 146
    - 6.9.2 Data Hazards..... 147
    - 6.9.3 Control Hazards ..... 150
    - 6.9.4 Other Hazards ..... 151
  - 6.10 Pipelining in ADC – An Example ..... 152
  - References..... 153
- 7 Handling Endianness ..... 155**
  - 7.1 Introduction..... 155
  - 7.2 Definition ..... 155
  - 7.3 Little-Endian or Big-Endian: Which Is better?..... 157
  - 7.4 Issues Dealing with Endianness Mismatch..... 158
  - 7.5 Accessing 32 Bit Memory ..... 160
  - 7.6 Dealing with Endianness Mismatch ..... 161

7.6.1	Preserve Data Integrity (Data Invariance).....	161
7.6.2	Address Invariance.....	163
7.6.3	Software Byte Swapping.....	166
7.7	Endian Neutral code.....	167
7.8	Endian-Neutral Coding Guidelines.....	167
	References.....	168
<b>8</b>	<b>Debouncing Techniques</b> .....	<b>169</b>
8.1	Introduction.....	169
8.2	Behavior of a Switch.....	170
8.3	Switch Types.....	171
8.4	De-bouncing Techniques.....	172
8.4.1	RC De-bouncer.....	172
8.4.2	Hardware De-bouncers.....	176
8.4.3	Software De-bouncing.....	177
8.4.4	De-bouncing Guidelines.....	179
8.4.5	De-bouncing on Multiple Inputs.....	180
8.5	Existing Solutions.....	181
<b>9</b>	<b>Design Guidelines for EMC Performance</b> .....	<b>183</b>
9.1	Introduction.....	183
9.2	Definition.....	183
9.3	EMI Theory and Relationship with Current and Frequency.....	185
9.4	EMI Regulations, Standards and Certification.....	186
9.5	Factors Affecting IC Immunity Performance.....	187
9.5.1	Microcontroller as Noise Source.....	187
9.5.2	Other Factors Affecting EMC.....	188
9.5.3	Noise Carriers.....	189
9.6	Techniques to Reduce EMC/EMI.....	189
9.6.1	System Level Techniques.....	190
9.6.2	Board Level Techniques.....	192
9.6.3	Microcontroller Level Techniques.....	201
9.6.4	Software Level Techniques.....	205
9.6.5	Other Techniques.....	212
9.7	Summary.....	213
	References.....	214
	<b>References</b> .....	<b>215</b>
	<b>Index</b> .....	<b>219</b>



# Chapter 1

## The World of Metastability

### 1.1 Introduction


In a synchronous system, the data always has a fixed relationship with respect to the clock. When that relationship obeys the setup and hold requirements for the device, the output goes to a valid state within its specified propagation delay time. In synchronous systems, the input signals always meet the flip-flop's timing requirements; therefore, metastability does not occur. However, in an asynchronous system, the relationship between data and clock is not fixed; therefore, occasional violations of setup and hold times can occur. When this happens, the output may go to an intermediate level between its two valid states and remain there for an indefinite amount of time before resolving itself or it may simply be delayed before making a normal transition.

This Chapter is intended to help understand more clearly the issues relating to the metastability, how it is quantified, and how to minimize its effort.

### 1.2 Theory of Metastability

Metastability arises as a result of violation of setup and hold times of a flip flop. Every flip-flop that is used in any design has a specified setup and hold time, or the time during which the data input is not legally permitted to change before and after a rising clock edge, respectively. If the signal does change during this time window, the output will be unknown or "metastable". This propagation of unwanted state is called Metastability. As a result the output of a flip-flop can produce a glitch or remain temporarily in metastable state, thus taking longer to return to stable state.

When a flip-flop is in a metastable state, the output hovers at a voltage level between high and low, causing the output transition to be delayed beyond the specified clock-to-output delay ( $t_{co}$ ). The additional time beyond  $t_{co}$  that a metastable output takes to resolve to a stable state is called the settling time ( $t_{MET}$ ). This has



**Fig. 1.1** Metastability timing parameters

been shown in Fig. 1.1. Not every transition that violates the setup or hold times results in a metastable output. The likelihood that a flip-flop enters a metastable state and the time required to return to stable state depends on the process technology used to manufacture the device and on the ambient conditions. Generally, flip-flops will return to a stable state within one or two clock cycles.

The operation of a Flip-Flop is analogous to a ball rolling over a frictionless hill, as shown in Fig. 1.2. Each side of the hill represents a stable state (i.e. high or low) and the top represents a metastable state. Suppose the ball is in a stable state (i.e. either 1 or 0) and a push (state transition) is given to the ball that is sufficient (no setup or hold time violations) enough to make the ball cross over to the other stable state, the ball crosses to the other stable state within the specified time.

However, if the push is less (i.e. violation of setup and hold time), the ball shall travel to the top of the hill (i.e. output metastable), stay there for some time and return to either stable state (i.e. output becomes stable eventually). It may also happen that the ball may rise partially and come back (i.e. output may produce some glitches). Either condition increases the delay from clock transition to a stable output.

Thus, in simple words, when a signal is changing in one clock domain (*src\_data\_out*) and is sampled in another clock domain (*dest\_data\_in*), then this causes the output to become metastable. This is known as Synchronization Failure (Shown in Fig. 1.3).

### 1.3 Metastability Window

Metastability Window is defined as the specific length of time, during which both the data and clock should not change. If both signals do occur, the output may go metastable. As shown in Fig. 1.4, the combination of the Setup and Hold time determine the width of the Metastability window.




Fig. 1.2 Metastable behavior of flip flop




Fig. 1.3 Metastability in flip flop


The larger the window, the greater the chance the device will go Metastable. In most cases, newer logic families have smaller Metastability windows which reduce the chance of the device going Metastable.

### 1.4 Calculating MTBF


Mean (Average) Time Between Failures or MTBF of a system, is the reciprocal of the failure rate in the special case when the failure rate is constant. This gives the information on how often a particular Flip Flop will fail.

For a single-stage synchronizer with a given clock frequency and an asynchronous data edge that has a uniform probability density within the clock period, the rate of generation of metastable events can be calculated by taking the ratio of the setup and hold time window to the time between clock edges and multiplying by the data edge frequency.

**Fig. 1.4** Metastability window



**Fig. 1.5** Failure rate vs. time (log scale)



$$\frac{1}{\text{FailureRate}} = \text{MTBF}_1 = \frac{e(t_r / \tau)}{W \times f_c \times f_d} \tag{1.1}$$

where

$t_r$  = resolve time allowed in excess of the normal propagation delay time of the device

$\tau$  = metastability (resolving) time constant for a flip-flop

$W$  = Metastability Window

$f_c$  = Clock frequency

$f_d$  = Asynchronous data edge frequency

The constants  $W$  and  $\tau$  are related to electrical characteristics of the device and may vary according to the process technology node. Therefore, different devices manufactured with the same process have similar values for  $W$  and  $\tau$ .

If the failure rate of a device is measured at different resolve times and plotted, the result is an exponentially decaying curve. When plotted on a semi logarithmic scale, as shown in Fig. 1.5, this becomes a straight line the slope of which is equal to  $\tau$ ; therefore, two data points on the line are sufficient to calculate the value of  $\tau$  using Eq. 1.2.

$$\tau = \frac{t_{r2} - t_{r1}}{\ln(N1 / N2)} \quad (1.2)$$

where

$t_{r1}$  = resolve time 1

$t_{r2}$  = resolve time 2

N1 = numbers of failures at  $t_{r1}$

N2 = numbers of failures at  $t_{r2}$

Based on Eqs. 1.1 and 1.2, MTBF for a two-stage synchronizer can be calculated by Eq. 1.3 below

$$\text{MTBF}_2 = \frac{e(t_{r1} / \tau)}{W \times f_c \times f_d} \times e(t_{r2} / \tau) \quad (1.3)$$

where

$t_{r1}$  = resolve time allowed for the first stage of synchronizer

$t_{r2}$  = resolve time in access of normal propagation delay

The first term in the Eq. 1.3 calculates the MTBF of the first stage of the synchronizer, which in effect becomes the generation rate of the metastable events for the next stage. The second term then calculates the probability that the metastable event will be resolved based on the value of  $t_{r2}$ , the resolve time allowed external to the synchronizer. The product of the two terms gives the overall MTBF for the two-stage synchronizer.


In quantitative terms, using Eq. 1.3 above, if the Mean Time Between Failure (MTBF) of a particular Flip-Flop in the context of a given clock rate and the input transition rate is 40 s then MTBF of two such flip-flops used to synchronize the input would be  $40 \times 40 = 26.6$  min.

## 1.5 Avoiding Metastability


As shown in Sect. 1.2, metastability occurs whenever setup or hold time is violated. So signals may violate the timing requirements under the following conditions:

- When the input signal is an asynchronous signal.
- When the clock skew/slew (rise/fall times) is higher than the tolerable limit.
- When signals cross the domains working at two different frequencies or with same frequency but different phase and skew.
- When the combinational delay is such that the Flip Flop data input changes in the Metastability Window.

Metastability can cause excessive propagation delays and subsequent system failures. All Flip Flops and latches exhibit metastability. The problem cannot be eliminated. But it is possible to make metastability less likely to occur.



**Fig. 1.6** N-stage synchronizer



**Fig. 1.7** Multi-stage synchronizer with clock boost circuitry

In the simplest case, designers can avoid metastability by making sure the clock period is long enough to allow for the resolution of quasi-stable states and for the delay of whatever logic may be in the path to the next flip-flop. This approach, while simple, is rarely practical given the performance requirements of most modern designs. The other approach is to use Synchronizers.

### 1.5.1 Using a Multi-stage Synchronizer

The most common way to avoid metastability is to add one or more synchronizing flip-flops at the signals that move from one clock domain to the other as shown in Fig. 1.6. This approach allows for an entire clock period (except for the setup time of the second flip-flop) for metastable events in the first synchronizing flip-flop to resolve itself. This does however; increase the latency in the synchronous logic's observation of input.

### 1.5.2 Multi-stage Synchronizer Using Clock Boost Circuitry

One limitation of the multiple-stage synchronizer is that it takes longer for the system to respond to an asynchronous input. A solution to this problem is to use the output of a clock doubler to clock the two synchronizing flip-flops. Altera's FPGA exhibit this technique as Clock Boost or Clock Doubler (Fig. 1.7).

This approach allows the system to respond to an asynchronous input within one system clock cycle, while still improving MTBF. Although the Clock Boost clock could decrease the MTBF, this effect is more than offset by the two synchronizing flip-flops.

Neither of these approaches can guarantee that metastability cannot pass through the synchronizer; they simply reduce the probability of occurrence of metastability.

### 1.6 Metastability Test Circuitry

Whenever a flip-flop samples an asynchronous input, a small probability exists that the flip-flop output will exhibit an unpredictable delay. This happens not only when the input transition violates setup and hold time specifications, but also when the transition actually occurs within a small timing window during which the flip-flop accepts the new input. Under these circumstances, the flip-flop can enter a metastable state.

The test circuit described in Fig. 1.8 is used to determine metastability characteristics of a Flip-Flop. Figure 1.8 shows an Asynchronous Input “*async\_In*” to the Flip Flop “FF<sub>A</sub>” triggered on positive edge of Clock “*clk*”. As shown both the Flops “FF<sub>B</sub>” and “FF<sub>C</sub>” are triggered on negative edge of the clock in order to capture the metastable event on “FF<sub>A</sub>”.

As complementary signals are passed on the input of Flip Flops “FF<sub>B</sub>” and “FF<sub>C</sub>”, the output of the XNOR gate goes HIGH whenever a metastable event occurs on “FF<sub>A</sub>”. This conditions is captured on output of Flip Flop “FF<sub>D</sub>” indicating that a metastable event has been detected.

The timing for all the nodes in this test circuit is shown in Fig. 1.9.

Because the resolving flip-flops (“FF<sub>B</sub>” and “FF<sub>C</sub>”) are clocked by the falling clock edge, the required settling time can be controlled by changing the clock high time ( $\Delta t$ ). The settling time  $t_{MET}$  can be determined with the equation below

$$t_{MET} = \Delta t - t_{ACN} \tag{1.4}$$

where  $t_{ACN}$  is the minimum clock period which is equal to  $t_{CQ}$  (clock to Output delay of FF<sub>A</sub>) + setup time  $t_{su}$  of the resolving Flip Flop (FF<sub>B</sub> or FF<sub>C</sub>).




Fig. 1.8 Metastability test circuitry