

EISHI H. IBE

# Terrestrial Radiation Effects in ULSI Devices and Electronic Systems

 **IEEE**  
IEEE PRESS

**WILEY**



**TERRESTRIAL  
RADIATION EFFECTS IN  
ULSI DEVICES AND  
ELECTRONIC SYSTEMS**



# TERRESTRIAL RADIATION EFFECTS IN ULSI DEVICES AND ELECTRONIC SYSTEMS

**Eishi H. Ibe**

*Chief Researcher, Hitachi Ltd., Japan*



**WILEY**

This edition first published 2015  
© 2015 John Wiley & Sons Singapore Pte. Ltd.

*Registered office*

John Wiley & Sons Singapore Pte. Ltd., 1 Fusionopolis Walk, #07-01 Solaris South Tower, Singapore 138628.

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at [www.wiley.com](http://www.wiley.com).

All Rights Reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as expressly permitted by law, without either the prior written permission of the Publisher, or authorization through payment of the appropriate photocopy fee to the Copyright Clearance Center. Requests for permission should be addressed to the Publisher, John Wiley & Sons Singapore Pte. Ltd., 1 Fusionopolis Walk, #07-01 Solaris South Tower, Singapore 138628, tel: 65-66438000, fax: 65-66438008, email: [enquiry@wiley.com](mailto:enquiry@wiley.com).

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The Publisher is not associated with any product or vendor mentioned in this book. This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold on the understanding that the Publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

***Library of Congress Cataloging-in-Publication Data***

Ibe, Eishi H.

Terrestrial radiation effects in ULSI devices and electronic systems / Eishi H. Ibe.

pages cm

Includes bibliographical references and index.

ISBN 978-1-118-47929-2 (cloth : alk. paper) 1. Electronic circuits--Effect of radiation on. 2. Integrated circuits--Ultra large scale integration--Reliability. 3. Integrated circuits--Effect of radiation on. I. Title.

TK7870.285.I24 2015

621.3815--dc23

2014022262

Typeset in 10/12pt Times by Laserwords Private Limited, Chennai, India

1 2015

*To my daughters, Akane and Hikari*





# Contents

<b>About the Author</b>	<b>xiii</b>
<b>Preface</b>	<b>xv</b>
<b>Acknowledgements</b>	<b>xvii</b>
<b>Acronyms</b>	<b>xix</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Basic Knowledge on Terrestrial Secondary Particles	1
1.2 CMOS Semiconductor Devices and Systems	4
1.3 Two Major Fault Modes: Charge Collection and Bipolar Action	7
1.4 Four Hierarchies in Faulty Conditions in Electronic Systems: Fault – Error – Hazard – Failure	12
1.5 Historical Background of Soft-Error Research	14
1.6 General Scope of This Book	18
References	18
<b>2 Terrestrial Radiation Fields</b>	<b>23</b>
2.1 General Sources of Radiation	23
2.2 Backgrounds for Selection of Terrestrial High-Energy Particles	23
2.3 Spectra at the Avionics Altitude	25
2.4 Radioisotopes in the Field	28
2.5 Summary of Chapter 2	31
References	31
<b>3 Fundamentals of Radiation Effects</b>	<b>33</b>
3.1 General Description of Radiation Effects	33
3.2 Definition of Cross Section	35
3.3 Radiation Effects by Photons (Gamma-ray and X-ray)	36
3.4 Radiation Effects by Electrons (Beta-ray)	37

3.5	Radiation Effects by Muons	39
3.6	Radiation Effects by Protons	40
3.7	Radiation Effects by Alpha-Particles	43
3.8	Radiation Effects by Low-Energy Neutrons	43
3.9	Radiation Effects by High-Energy Neutrons	45
3.10	Radiation Effects by Heavy Ions	45
3.11	Summary of Chapter 3	46
	References	46
<b>4</b>	<b>Fundamentals of Electronic Devices and Systems</b>	<b>49</b>
4.1	Fundamentals of Electronic Components	49
	4.1.1 <i>DRAM (Dynamic Random Access Memory)</i>	49
	4.1.2 <i>CMOS Inverter</i>	49
	4.1.3 <i>SRAM (Static Random Access Memory)</i>	51
	4.1.4 <i>Floating Gate Memory (Flash Memory)</i>	51
	4.1.5 <i>Sequential Logic Devices</i>	53
	4.1.6 <i>Combinational Logic Devices</i>	54
4.2	Fundamentals of Electronic Systems	55
	4.2.1 <i>FPGA (Field Programmable Gate Array)</i>	55
	4.2.2 <i>Processor</i>	56
4.3	Summary of Chapter 4	58
	References	58
<b>5</b>	<b>Irradiation Test Methods for Single Event Effects</b>	<b>61</b>
5.1	Field Test	61
5.2	Alpha Ray SEE Test	64
5.3	Heavy Ion Particle Irradiation Test	66
5.4	Proton Beam Test	71
5.5	Muon Test Method	75
5.6	Thermal/Cold Neutron Test Methods	78
5.7	High-Energy Neutron Test	80
	5.7.1 <i>Medium-Energy Neutron Source by Using Radioisotopes</i>	80
	5.7.2 <i>Monoenergetic Neutron Test</i>	80
	5.7.3 <i>Quasi-Monoenergetic Neutron Test</i>	84
	5.7.4 <i>Spallation Neutron Test</i>	90
	5.7.5 <i>Attenuation of Neutron Flux and Energy</i>	92
5.8	Testing Conditions and Matters That Require Attention	94
	5.8.1 <i>Memories</i>	94
	5.8.2 <i>Circuits</i>	94
5.9	Summary of Chapter 5	96
	References	96

---

<b>6</b>	<b>Integrated Device Level Simulation Techniques</b>	<b>107</b>
6.1	Overall Multi-scale and Multi-physics Soft-Error Analysis System	107
6.2	Relativistic Binary Collision and Nuclear Reaction Models	112
6.2.1	<i>Energy Bin Setting for a Particle Energy Spectrum</i>	112
6.2.2	<i>Relativistic Binary Collision Model</i>	113
6.2.3	<i>ALS (Absolute Laboratory System) and ALLS (Aligned Laboratory System)</i>	115
6.3	Intra-nuclear Cascade (INC) Model for High-Energy Neutrons and Protons	119
6.3.1	<i>Penetration of a Nucleon into a Target Nucleus</i>	119
6.3.2	<i>Calculation of Probability of Binary Collision between Two Nucleons in the Target Nucleus</i>	121
6.3.3	<i>Determination of Condition in Nucleon-Nucleon Collision</i>	121
6.4	Evaporation Model for High-Energy Neutrons and Protons	122
6.5	Generalised Evaporation Model (GEM) for Inverse Reaction Cross Sections	125
6.6	Neutron Capture Reaction Model	128
6.7	Automated Device Modelling	129
6.8	Setting of Random Position of Spallation Reaction Point in a Component	131
6.9	Algorithms for Ion Tracking	133
6.10	Fault Mode Models	135
6.11	Calculation of Cross Section	141
6.12	Prediction for Scaling Effects of Soft Error Down to 22 nm Design Rule in SRAMs	142
6.13	Evaluation of Effects of Heavy Elements in Semiconductor Devices by Nuclear Spallation Reaction	144
6.14	Upper Bound Fault Simulation Model	146
6.15	Upper Bound Fault Simulation Results	147
6.15.1	<i>Electrons</i>	147
6.15.2	<i>Muons</i>	148
6.15.3	<i>Direct Ionisation by Proton</i>	149
6.15.4	<i>Proton Spallation</i>	149
6.15.5	<i>Low-Energy Neutron</i>	151
6.15.6	<i>High-Energy Neutron Spallation</i>	151
6.15.7	<i>Comparison of Secondary Cosmic Rays</i>	151
6.16	Upper Bound Simulation Method for SOC (System On Chip)	151
6.17	Summary of Chapter 6	154
	References	154

<b>7</b>	<b>Prediction, Detection and Classification Techniques of Faults, Errors and Failures</b>	<b>157</b>
7.1	Overview of Failures in the Field	157
7.2	Prediction and Estimation of Faulty Conditions due to SEE	159
	7.2.1 <i>Substrate/Well/Device Level</i>	159
	7.2.2 <i>Circuit Level</i>	162
	7.2.3 <i>Chip/Processor Level</i>	164
	7.2.4 <i>Board Level</i>	166
	7.2.5 <i>Operating System Level</i>	167
	7.2.6 <i>Application Level</i>	167
7.3	In-situ Detection of Faulty Conditions due to SEE	168
	7.3.1 <i>Substrate/Well Level</i>	168
	7.3.2 <i>Device Level</i>	170
	7.3.3 <i>Circuit Level</i>	170
	7.3.4 <i>Chip/Processor Level</i>	171
	7.3.5 <i>Board/OS/Application Level</i>	174
7.4	Classification of Faulty Conditions	175
	7.4.1 <i>Classification of Faults</i>	175
	7.4.2 <i>Classification of Errors in Time Domain</i>	175
	7.4.3 <i>MCU Classification Techniques of Memories in Topological Space Domain</i>	177
	7.4.4 <i>Classification of Errors in Sequential Logic Devices</i>	183
	7.4.5 <i>Classification of Failures: Chip/Board Level Partial/Full Irradiation Test</i>	183
7.5	Faulty Modes in Each Hierarchy	183
	7.5.1 <i>Fault Modes</i>	183
	7.5.2 <i>Error Modes</i>	186
	7.5.3 <i>Failure Modes</i>	189
7.6	Summary of Chapter 7	193
	References	195
<b>8</b>	<b>Mitigation Techniques of Failures in Electronic Components and Systems</b>	<b>207</b>
8.1	Conventional Stack-layer Based Mitigation Techniques, Their Limitations and Improvements	207
	8.1.1 <i>Substrate/Device Level</i>	207
	8.1.2 <i>Circuit/Chip/Processor Layer</i>	211
	8.1.3 <i>Multi-core Processor</i>	225
	8.1.4 <i>Board/OS/Application Level</i>	227
	8.1.5 <i>Real-Time Systems: Automotives and Avionics</i>	229
	8.1.6 <i>Limitations and Improvements</i>	230

---

8.2	Challenges for Hyper Mitigation Techniques	232
8.2.1	<i>Co-operation of Hardware and Software</i>	232
8.2.2	<i>Mitigation of Failures under Variations in SEE Responses</i>	232
8.2.3	<i>Cross-Layer Reliability (CLR) /Inter-Layer Built-In Reliability (LABIR)</i>	235
8.2.4	<i>Symptom-Driven System Resilient Techniques</i>	236
8.2.5	<i>Comparison of Mitigation Strategies for System Failure</i>	238
8.2.6	<i>Challenges in the Near Future</i>	238
8.3	Summary of Chapter 8	240
	References	240
<b>9</b>	<b>Summary</b>	<b>249</b>
9.1	Summary of Terrestrial Radiation Effects on ULSI Devices and Electronic Systems	249
9.2	Directions and Challenges in the Future	250
	<b>Appendices</b>	<b>251</b>
A.1	Hamming Code	251
A.2	Marching Algorithms	252
A.3	Why VB Is Used For Simulation?	253
A.4	Basic Knowledge of Visual Basic	253
A.5	Database Handling by Visual Basic and SQL	253
A.6	Algorithms in Text Handling and Sample Codes	254
A.7	How to Make a Self-Consistent Calculation	255
A.8	Sample Code for Random Selection of Hit Points in a Triangle	256
	<b>Index</b>	<b>259</b>



# About the Author

Dr. Eishi Hidefumi IBE received his BS degree in Physics from Kyoto University, Japan in 1975, and his PhD degree in Nuclear Engineering from Osaka University, Japan in 1985.

He has joined the Atomic Energy Research Laboratory, Hitachi Ltd in 1975. He was promoted to chief researcher in the Yokohama Research Laboratory (formerly Production Engineering Research Laboratory), Hitachi Ltd. in 2006.

He has made outstanding accomplishments in nuclear engineering during the first 20 years of his career, in particular radiation effects on water (radiolysis) and component materials, and in single event effects on semiconductor devices during the last 18 years. His expertise covers very wide areas of sciences, such as elementary particle/cosmic ray physics, nuclear/neutron physics, semiconductor physics, mathematics and computing technologies, ion-implantation/mixing and accelerator technologies, electro-chemistry, database handling, RBS (Rutherford Backscattering Spectrometry)/Auger/SEM (Scanning Electron Microscopy)/Laser-beam micro analysis, and so on.

He has carried out pioneering work on simulation techniques of water radiolysis in the coolant of nuclear power plants to reveal that water coolant in the core decomposes into  $H_2$  and  $H_2O_2$ . He has also established a theoretical basis for the hydrogen water chemistry techniques used to suppress oxidising  $H_2O_2$ , which is now widely applied to Japanese boiling water reactors to mitigate inter-granular stress corrosion cracking of the component materials. He has received awards from the Japanese Atomic Energy Society in 1986 and 1990, and from the American Nuclear Society in 1996.

During the last 18 years, he has dedicated himself to the development of quantification and mitigation techniques for terrestrial neutron-induced soft error in electronic devices and components. He developed the novel soft-error models for CMOS (Complementary Metal Oxide Semiconductor) devices. The models have been utilised to design more reliable semiconductor memory devices and logic gates, bringing in the breakthrough knowledge on the nature of terrestrial neutron soft error. Under his leadership, novel experimental techniques to quantify soft-error susceptibility of the devices and components have been developed and accepted as international standards.

He has contributed to IEEE journals such as *EDS* and *TNS*, conferences such as IRPS, IOLTS, ICICDT, WDSN, NSREC, RADECS, RASEDA, ICITA and SELSE

as a program committee member, or a reviewer in the field of neutron-induced faults/errors/failures. He has authored more than 90 international technical papers and presentations including 25 invited contributions in the field of radiation effects. He has reviewed more than 200 technical papers responding to requests from the Chairs of the journals and conferences. This accumulation has given him wide and deep scope in the field of single event effects.

Dr. Ibe was promoted to IEEE Fellow for contributions to analysis of soft errors in memory devices in 2008. Some of his achievements are now accessible worldwide through his recent publications with World Scientific Inc. (2008) and Springer (2010, 2011).



# Preface

In everyday life, we do not recognise the presence of terrestrial radiation – secondary particles are produced from cosmic ray and radiation from radioisotopes at ground level. Terrestrial radiation is so weak (low flux) that they do not have any visible or recognisable influence on human tissues, but it does have an impact on LSI (Large Scale Integration), VLSI (Very large scale integration) and ULSI (Ultra large scale integration) devices in electronic systems at ground level.

When I was a fourth grade student of the Kyoto University in 1974, my major subject matter was the measurement of lifetime of terrestrial muon. At that time, no one, including me, knew about or even imagined such impacts from terrestrial neutrons.

Rapid progress in semiconductor industries has forced us to be aware of the impacts of terrestrial radiation on semiconductor devices. First, alpha-ray soft error from contaminated radioisotopes on/in the DRAM (Direct Random Access Memory) and SRAM (Static Random Access Memory) devices. As the readers will see in this book, terrestrial neutron-induced soft error has been unacknowledged up until the late 1990s for many reasons. As device scaling has nosedived into below 100 nm, the impacts of terrestrial radiation has spread very widely and deeply. Not only terrestrial neutrons but also other terrestrial radiative particles such as protons and muons are recently among the focus of scientific investigations. Beyond memories, sequential and combinational logic devices and circuits are also being scrutinised. Concerns over failures have broadened from servers/routers to the automobile industry.

It is commonly recognised now that failures in electronic systems due to faults or errors introduced in devices/circuits by terrestrial radiation can only be mitigated by the combination or cooperation of mitigation techniques in two or more stack layers such as substrate, cell, circuit, CPU (Central Processing Unit), middleware, OS (Operating System) and application. This is a very challenging task that requires a wide variety of scientific fields like astronomy, cosmic ray physics, nuclear physics, accelerator physics, semiconductor physics, circuit theory, computer theory, numerical simulation, EDA (Electric Design Automation) tools, coding theory, reliability physics, database handling, and so on.

Meanwhile, this task is fascinating. During my research in this field, I have learned a number of exciting facts about the Earth.

We cannot live without air that is only a 50 km thick layer above the Earth – 1/250 of the diameter of the Earth. An astronaut has a limit to how long he can stay in the inner/outer space due to the limit of radiation exposure by cosmic rays. We, humankind, cannot live on a planet without air and have been protected from harsh cosmic radiation in outer space by only this very thin layer of air in the Earth.

Beautiful aurora australis and borealis are the outcome of interactions between cosmic rays and the atmosphere.

Carbon-14 that is used for radiocarbon dating is produced by nuclear reaction of nitrogen-14 and cosmic ray proton in the atmosphere. Even clouds in the sky have recently been revealed to be mostly triggered by cosmic rays according to CERN's team report.

The author hopes that this book will trigger the readers' interest in the impact of cosmic rays on the Earth and our everyday lives.

*16 April 2014*

*Eishi H. Ibe*

*Enjoying scuba diving in Saipan, USA*

# Acknowledgements

I gratefully acknowledge Professors Emeritus T. Nakamura, M. Baba and Professor Y. Sakemi for helpful discussions and support for the database on nuclear reactions and high-energy neutron experiments at CYRIC, Tohoku University. We also acknowledge Dr Alexander Prokofiev for cordial support in high-energy neutron experiments at TSL, Uppsala University. Communicative discussions with Drs. C. Slayman, S.-J. Wen of Cisco Systems Inc., N. Seifert of Intel, R. Baumann of TI, M. Nicolaidis of TIMA Laboratory, D. Alexandrescu and A. Evans of iRoc, T. Uemura of Fujitsu Laboratory and H. Kobayashi of SONY are deeply acknowledged. I am also grateful to Professors K. Kobayashi of Kyoto Institute of Technology, H. Onodera of Kyoto University, Drs. M. Yoshimura and Y. Matsunaga of Kyushu University for giving valuable information on SEU tolerant flip-flops and EDA tools. Invaluable discussions and information are given by Drs. Kuboyama, and D. Kobayashi of JAXA, Professor Y. Takahashi of Nippon University, and Ms. A. Makihara of HIREC.



# Acronyms

ACE	Architectural Correct Execution
ALLS	Aligned Laboratory System
ALPEN	ALpha Particle source/drain PENetration
ALS	Absolute Laboratory System
ALU	Arithmetic-Logic Unit
AMUSE	Autonomous MULTilevel emulation system for Soft Error evaluation
ANITA	Atmospheric-like Neutrons from thIck TArget
AOI	Area Of Interest
ASIC	Application Specific Integrated Circuit
ASIL	Automotive Safety Integrity Level
ASTEP	Altitude Single event effects Test European Platform
AVF	Architectural Vulnerability Factor
AVP	Architectural Verification Program
BAN	Body Area Network
BCDMR	Bistable Cross-coupled Dual Modular Redundancy
BICS	Built-In Current Sensor
BISER	Built-In Soft Error Resilience
BIPS	Built-in Pulse Sensor
BIST	Built-In Self Test
BL	Bit Line
BNL	Brookhaven National Laboratory
BOX	Buried Oxide
BPSG	Boron Phosphor Silicate Glass
BUT	Board Under Test
CAM	Content Addressable Memory
CAN	Controller Area Network
CCD	Charge Coupled Device
CHB	CHecker Board
CHBc	CHecker Board complement
CL	Confidence Level

---

CLR	Cross-Layer Reliability
CM	Center of Mass
CMOS	Complementary Metal Oxide Semiconductor
CMP	Chemical Mechanical Polishing
CNL	UC Davis Crocker Nuclear Laboratory
CNRF	Cold Neutron Research Facility
CORIMS	COsmic Radiation IMPact Simulator
CPU	Central Processing Unit
CRAM	Configuration Random Access Memory
CRC	Cyclic Redundancy Code
CYCLON	Cyclotron of Louvain la Neuve
CYRIC	CYclotron and RadioIsotope Center
DCC	Duplication + Comparison + Checkpointing
DF	Derating Factor
DICE	Dual Interlocked storage CEll
DLL	Delay Locked Loop
DMR <sub>1</sub>	Dual Modular Redundancy
DMR <sub>2</sub>	Dynamic Memory Reconfiguration
DOA	Design On Average
DOAV	Design On Average and Variation
DOUB	Design On Upper Bound
DPM	Defects Per Million
DRAM	Dynamic Random Access Memory
DSP	Digital Signal Processor
DUE	Detected Unrecoverable Error
DUT	Device Under Test
ECC	Error Correction Code/Error Checking and Correction
EDA	Electric Design Automation
EDAC	Error Detection And Correction
EMI	Electro-Magnetic Interference
EX	Execution
FBE	Floating Body Effect
FDSOI	Fully Depleted SOI
FF	Flip-Flop
FFDA	Field Failure Data Analysis
FIT	Failure In Time
FPGA	Field Programmable Gate Array
FRAM	Ferroelectric Random Access Memory
GDS	Graphic Data System
GEM	Generalized Evaporation Model
GPS	Global Positioning System
GPU	Graphic Processing Unit

---

GPGPU	General Purpose GPU
GPU	Graphic Processing Unit
GTO	Gate Turn-Off Thyristor
HA	High Altitude
HHC	Hierarchical Hardware Checkpointing
HHFL	Heavy Halt Failure
ICICDT	International Conference on IC Design and Technology
ICITA	International Conference on Information Technology and Applications
ID	Instruction Decode
IF	Instruction Fetch
IGBT	Insulated Gate Bipolar Transistor
IOLTS	International On-Line Testing Symposium
INC	Intra-Nuclear Cascade
IRPS	International Reliability Physics Symposium
IUCF	Indiana University Cyclotron Facility
JAXA	Japan Aerospace Exploration Agency
JESD	JEDEC StanDard
J-PARC	Japan Proton Accelerator Research Complex
LABIR	inter LAYer Built-In Reliability
LAMPF	Los Alamos Meson Physics Facility
LANSCE	Los Alamos NationalScience Center
LBNL	Lawrence Berkeley National Laboratory
LEAP	Layout design through Error Aware Placement
LENS	Low-Energy Neutron Source
LET	Linear Energy Transfer
LFSR	Linear Feedback Shift Register
LHFL	Light Halt Failure
LIN	Local Interconnect Network
LINAC	LINear particle ACcelerator
LNL	Laboratori Nazionali di Legnaro
LSI	Large Scale Integration
LTFL	Latency Failure
LUT	Lookup Table
MA	Memory Access
MBU	Multi-Bit Upset
MCBI	Multi-Coupled Bipolar Interaction
MCU <sup>1</sup>	Multi-Cell Upset
MCU <sup>2</sup>	Micro Control Unit
MF	Masking Factor
MFTF	Mean Fluence To Failure
MNFL	Marginal Failure

---

MOSFET	Metal Oxide Semiconductor Field Effect Transistor
MPR	Memory Page Retire
MTTF	Mean Time To Failure
MTTR	Mean Time To Repair
NBTI	Negative Bias Temperature Instability
NCAP	European New Car Assessment Programme
NIST	National Institute of Standards and Technology
NMIJ	National Metrology Institute Japan
NoC	Network on Chip
NSAA	Nonstop Advanced Architecture
NSREC	Nuclear and Space Radiation Effects Conference
NYC	New York City
OS	Operating System
PC <sup>1</sup>	Program Counter
PC <sup>2</sup>	Power Cycle
PC <sup>3</sup>	Personal Computer
PCB	Printed Circuit Board
PCSE	Power Cycle Soft-Error
PDSOI	Partially Depleted SOI
PHITS	Particle and Heavy Ion Transport Code System
PIPB	Propagation Induced Pulse Broadening
PLL	Phase Locked Loop
PVF	Program Vulnerability Factor
QMN	Quasi-Monoenergetic Neutron
RADECS	RAdition Effects on Components and Systems
RAM	Radom Access Memory
RAP	Resilience Articulation Point
RAS	Reliability, Availability and Serviceability
RASEDA	RAdition effects on SEMiconductor Devices for space Application
RCNP	Research Center for Nuclear Physics
RHBD	Radiation Hardened-By-Design
RIIF	Reliability Information Interchange Format
RILC	Radiation Induced Leakage Current
RMA	Return Material Authorisation
ROM	Read Only Memory
RTL	Register Transfer Level
RTOS	Real Time Operating System
SAW	Surface Acoustic Wave
SBRM	Symptom Based Redundant Multithreading
SBST	Software-Based Self-Test
SBU	Single Bit Upset



---

SDC	Silent Data Corruption
SEALER	Single Event Adverse and Local Effects Reliever
SEB	Single Event Burnout
SECEDED	Single Error Correction and Double Error Detection
SEE	Single Event Effect
SEFI	Single Event Functional Interrupt
SEFR	Single Event Fault Rate
SEGR	Single Event Gate Rupture
SEILA	Soft Error Immune LAtch
SEL	Single Event Latchup
SELSE	Silicon Errors in Logic – System Effects
SEM	Soft Error Mitigation
SER	Soft-Error Rate
SES	Single Event Snapback
SESB	Single Event SnapBack
SET	Single Event Transient
SEU	Single Event Upset
SEUT	Single Event Upset Tolerant
SHE	Software Hardening Environment
SIL	Safety Integrity Level
SILC	Stress Induced Leak Current
SIMS	Secondary Ion Mass Spectrometry
SITR	Self-Imposed Temporal Redundancy
SLC	Single Level Cell
SLFL	Silent Failure
SOI	Silicon On Insulator
SPFD	Sets of Pairs of Functions to be Distinguished
SPICE	Simulation Program with Integrated Circuit Emphasis
SRAM	Static Random Access Memory
SRIM	Stopping and Range of Ions in Matter
STEM	Soft and Timing Error Mitigation
STI	Shallow Trench Isolation
TAMU	Texas A&M University
TID	Total Ionizing Dose effect
TCAD	Technology Computer-Aided Design
TID	Total Ionisation Dose
TISS	Trusted Interface Subsystem
TMR	Triple Module Redundancy
TRIUMF	Tri-University Meson Facility
TSL	The Svedberg Laboratory
TTA	Time Triggered Architecture
TTNoC	Time-Triggered Network-on-Chip

TVF	Timing Vulnerability Factor
UG	Under Ground
ULSI	Ultra Large Scale Integration
VLA	Very Low Alpha
VLSI	Very Large Scale Integration
WB	Write Back
WL	Word Line

# 1

## Introduction

### 1.1 Basic Knowledge on Terrestrial Secondary Particles

Cosmic rays, which have extremely high energies, come from the galactic core and the sun to the atmosphere of the Earth. Primary cosmic rays in outer space consist mainly of protons (about 90%). Since cosmic rays are charged particles they twine around lines of geomagnetic or heliomagnetic forces as illustrated in Figure 1.1. Some of them are trapped by geomagnetic force to form the Van Allen radiation belts. Cosmic rays with energies less than the *geomagnetic rigidity cutoff* are deflected before entering the geomagnetic field. On the other hand, some are attracted into geomagnetic poles along with lines of geomagnetic force sometimes accompanied by the aurora borealis or australis. Cosmic rays are deflected more strongly near the equator since the lines of geomagnetic force are parallel to the surface of the Earth. Therefore, the strength of cosmic rays that reach the atmosphere differs depending on the geomagnetic latitude of the Earth.

When the energetic protons enter the atmosphere (troposphere and stratosphere) of the Earth, some protons undergo *nuclear spallation reaction* with nuclei (mainly nitrogen and oxygen nuclei) in the atmosphere to produce a number of light particles including neutrinos, photons, electrons, muons, pions, protons and neutrons as illustrated in Figure 1.2. Since secondary neutrons have longer ranges in the atmosphere compared to protons, they release cascades of spallation reactions in the atmosphere to make *air showers* that reach the surface of the Earth. Figure 1.3 shows an estimated differential neutron spectrum at NYC (New York City) sea level based on measurements in different locations in the USA [1]. The neutron energy at the ground ranges over 1 GeV and its flux beyond 1 MeV is around 20 n/cm<sup>2</sup>/h in average. As the air can shield neutrons, strength (flux and energy) of neutrons depends upon altitude and to a slight extent atmospheric pressure [2]. Compared to the neutron flux at ground level, the neutron flux at avionics altitude is much higher by a factor of 100.

Furthermore, as cosmic rays are also deflected by the heliomagnetic field or the sun's activity which has about an 11-year cycle, the strength of the neutron flux at ground level also has about an 11-year cycle as shown in Figure 1.4 [3]. At the *solar maximum*, the neutron flux at ground level is almost at its weakest, while it is at its




Figure 1.1 Overall scheme of terrestrial radiation-induced single event effects







Figure 1.2 Initial stage of secondary particle production



**Figure 1.3** Differential high-energy neutron spectrum at NYC sea level based on JESD89A



**Figure 1.4** Long-term cyclic variation in neutron flux measured at Moscow Neutron Monitor Centre (<http://cr0.izmiran.rssi.ru/mosc/main.htm>)



**Figure 1.5** Differential proton spectra originated from solar-minimum sun, big flares on the sun and the galactic core

strongest at the *solar minimum*. Under normal activity, the sun emits a large quantity of protons, but their energy level is relatively low as shown in Figure 1.5 for the solar maximum period [4] since protons from the sun do not cause air showers directly at ground level. However, when big flares take place on the sun's surface, a much larger quantity of protons is emitted with energy comparative to the galactic protons as shown in Figure 1.5 [5] and this can cause air showers.

## 1.2 CMOS Semiconductor Devices and Systems

CMOS (Complementary Metal Oxide Semiconductor) devices like Static Random Access Memory (SRAM) or Flip Flops (FFs) are basically made on the stripe structure of p and n-dual wells. For example, Figure 1.6 shows typical layouts of diffusion layers (nodes) in SRAM one bit and an OR gate cell on the stripe structure. All nodes in memories and logic circuits are basically made on the same stripe structure in a chip. Unlike dual well structure, triple well structure has a deep n-well. As for Silicon On Insulator (SOI), Buried OXides (BOXs) are made under the dual wells as shown in Figure 1.7. Isolation oxides, usually Shallow Trench Isolation (STI) oxides are also made to isolate each node in a lateral direction. When the thickness of the SOI layer is thinner than the depth of the depletion layer in the SD (Source-Drain) channel, the structure is known as FD (Fully-Depleted) SOI. Meanwhile, when the thickness of the SOI layer is thicker than the depletion layer, the structure is known as PD (Partially-Depleted) SOI. Since the upper surface of BOX is completely covered by the depletion layer, parasitic capacitance can be largely reduced compared to Bulk/PDSOI, resulting in steep sub-threshold characteristics, reduction in latency and power consumption.