# ADVANCED NANOSCALE MOSFET ARCHITECTURES

**CURRENT TRENDS AND FUTURE PERSPECTIVES** 

KALYAN BISWAS | ANGSUMAN SARKAR





# **IEEE Press**

445 Hoes Lane Piscataway, NJ 08854

# **IEEE Press Editorial Board**

Sarah Spurgeon, Editor-in-Chief

Moeness Amin Ekram Hossain Desineni Subbaram Naidu Jón Atli Benediktsson Brian Johnson Tony Q. S. Quek Adam Drobot Hai Li Behzad Razavi James Duncan James Lyke Thomas Robertazzi Joydeep Mitra Diomidis Spinellis

# **Advanced Nanoscale MOSFET Architectures**

# **Current Trends and Future Perspectives**

# Edited by

Kalyan Biswas MCKV Institute of Engineering West Bengal India

Angsuman Sarkar Kalyani Govt. Engineering College West Bengal India



Copyright @ 2024 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

Published by John Wiley & Sons, Inc., Hoboken, New Jersey. Published simultaneously in Canada.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4470, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008, or online at http://www.wiley.com/go/permission.

Trademarks: Wiley and the Wiley logo are trademarks or registered trademarks of John Wiley & Sons, Inc. and/or its affiliates in the United States and other countries and may not be used without written permission. All other trademarks are the property of their respective owners. John Wiley & Sons, Inc. is not associated with any product or vendor mentioned in this book.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Further, readers should be aware that websites listed in this work may have changed or disappeared between when this work was written and when it is read. Neither the publisher nor authors shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

For general information on our other products and services or for technical support, please contact our Customer Care Department within the United States at (800) 762-2974, outside the United States at (317) 572-3993 or fax (317) 572-4002.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic formats. For more information about Wiley products, visit our web site at www.wiley.com.

## Library of Congress Cataloging-in-Publication Data applied for:

Hardback ISBN: 9781394188949

Cover Design: Wiley

Cover Image: © Darren Robb/Getty Images

Set in 9.5/12.5pt STIXTwoText by Straive, Chennai, India

# **Contents**

About the Editors xi List of Contributors xiii Preface xvii Acknowledgments xix

1	Emerging MOSFET Technologies 1
	Kalyan Biswas and Angsuman Sarkar
1.1	Introduction: Transistor Action 1
1.2	MOSFET Scaling 1
1.3	Challenges in Scaling the MOSFET 2
1.4	Emerging MOSFET Architectures 3
1.4.1	Tunnel FET 3
1.4.2	Nanowire FET 4
1.4.3	Nanosheet FET 5
1.4.4	Negative Capacitance FET 6
1.4.5	Graphene FET 7
1.4.6	III–V Material-based MOSFETS 7
1.4.7	HEMT 8
1.4.8	Strain Engineered MOSFETs 8
1.5	Organization of this Book 9
	References 9
2	MOSFET: Device Physics and Operation 15
	Ruthramurthy Balachandran, Savitesh M. Sharma, and Avtar Singl
2.1	Introduction to MOSFET 15
2.2	Advantages of MOSFET 16
2.3	Applications of MOSFETs 16
2.4	Types of MOSFETs 17
2.4.1	P-Channel and N-Channel MOSFET 18
2.4.2	MOSFET Working Operation 18
2.5	Band Diagram of MOSFET 19
2.5.1	Accumulation Layer 19

vi	Contents	
	2.5.2	Depletion Layer 21
	2.5.3	Inversion Layer 22
	2.6	MOSFET Regions of Operation 22
	2.6.1	N-Channel Depletion MOSFET 23
	2.6.2	P-Channel depletion MOSFET 23
	2.6.3	Operating Regions of P-Channel Depletion MOSFET 24
	2.6.4	Enhancement MOSFET 24
	2.6.5	N-Channel Enhancement MOSFET 25
	2.6.6	P-Channel Enhancement MOSFET 25
	2.7	Scaling of MOSFET 25
	2.7.1	Types of Scaling 27 Short shown at Effects 27
	2.8	Short-channel Effects 27
	2.8.1 2.8.2	Drain-induced Barrier Lowering 29 Gate-induced Drain Leakage 30
	2.8.2	Body Bias Effect 31
	2.9.1	Salient Feature of Body Bias 31
	2.9.2	Significance of Body Bias 32
	2.9.3	Body Bias Verification 32
	2.10	Advancement of MOSFET Structures 33
		References 43
	3	High-κ Dielectrics in Next Generation VLSI/Mixed Signal Circuits 47
		Asutosh Srivastava
	3.1	Introduction to Gate Dielectrics 47
	3.2	High- $\kappa$ Dielectrics in Metal-Oxide-Semiconductor Capacitors 49
	3.3	High- $\kappa$ Dielectrics in Metal Insulator Metal (MIM) Capacitors 50
	3.3.1	High- $\kappa$ Dielectrics for Mixed Signal Circuits 51
	3.3.2	High- $\kappa$ Dielectrics as Stacks for Resistive Random Access Memories 51
	3.4	MOSFETs Scaling and the Need of High- $\kappa$ 52
	3.5	High- $\kappa$ Dielectrics in Next Generation Transistors 53
	3.5.1	Planar–Nano Scale Field Effect Transistor 54
	3.5.2	Silicon on Insulator 54
	3.5.3	FIN Field Effect Transistor 55
	3.5.4	Tunnel Field Effect Transistor 56
	3.5.5	Negative Capacitance Field Effect Transistor 56 References 57
	4	Consequential Effects of Trap Charges on Dielectric Defects for MU-G FET 61
		Annada S. Lenka and Prasanna K. Sahu
	4.1	Introduction 61
	4.2	TID Effects Overview 63
	4.3	Application Area of Device for TID Effect Analysis 64

4.4 4.5	Near the Earth: Trapped Radiation 66 Ionizing Radiation Effect in Silicon Dioxide (SiO <sub>2</sub> ) 68
4.6	TID Effects in CMOS 70
4.7	TID Effects in Bipolar Devices 70
4.8	Understanding and Modeling a-SiO <sub>2</sub> Physics 76 Hydrogen (H <sub>2</sub> ) Reaction with Trapped Charges at Insulator 78
4.9	
4.10	Pre-Existing Trap Density and their Respective Location 78 Use of High-K Dielectric in MU-G FET 79
4.11 4.12	Properties of Trap in the High-K with Interfacial Layer 80
4.12	Trap Extraction Techniques 81
4.13.1	Capacitance Inversion Technique (CIT) 81
4.13.2	Charge Pumping Technique (CPT) 81
4.14	Conclusion 81
7.17	References 82
	Telefolioes 02
5	Strain Engineering for Highly Scaled MOSFETs 85
	Chinmay K. Maiti, Taraprasanna Dash, Jhansirani Jena, and
	Eleena Mohapatra
5.1	Introduction 85
5.2	Simulation Approach 88
5.2.1	Strain Mapping 88
5.2.2	Mechanical Strain Modeling 89
5.2.3	Piezoresistivity Effect 91
5.2.4	Strain Induced Carrier Mobility 92
5.3	Case Study 92
5.3.1	Stress/Strain Engineering in Bulk-Si FinFETs 92
5.3.1.1	Performance Analysis of Bulk-Si FinFET 94
5.3.1.2	Effects of Fin Geometry Variations 98
5.3.2	Nanosheet 100
5.3.2.1	Impact of Mechanical Stress 103
5.3.2.2	Strained Engineering with Embedded Source/Drain Stressor 104
5.3.3	Extremely Thin SOI MOSFETs 105
5.4	Conclusions 109
	References 109
_	
6	TCAD Analysis of Linearity Performance on Modified
	Ferroelectric Layer in FET Device with Spacer 113
. 1	Yash Pathak, Kajal Verma, Bansi Dhar Malhotra, and Rishu Chaujar
6.1	Introduction 113
6.2	Simulation and Structure of Device 114
6.3	Results and Analysis 115
6.4	Conclusion 120
	Acknowledgment 121 References 121
	References 171

7	Electrically Doped Nano Devices: A First Principle Paradigm 125
	Debarati D. Roy, Pradipta Roy, and Debashis De
7.1	Introduction 125
7.2	Electrical Doping 128
7.3	First Principle 130
7.3.1	DFT 131
7.3.2	NEGF 134
7.4	Molecular Simulation 136
7.5	Conclusion 137
	References 138
8	Tunnel FET: Principles and Operations 143
	Zahra Ahangari
8.1	Introduction to Quantum Mechanics and Principles of Tunneling 143
8.2	Tunnel Field-Effect Transistor 145
8.3	Challenges of Tunnel Field-Effect Transistor 148
8.3.1	Low On-state Current 148
8.3.2	Drain-Induced Barrier Thinning Effect 148
8.3.3	Ambipolarity 149
8.3.4	Trap-Assisted Tunneling 150
8.4	Techniques for Improving Electrical Performance of Tunnel Field-Effect Transistor 151
8.4.1	Doping Engineering 151
8.4.2	Material Engineering 159
8.4.3	Geometry and Structure Engineering 163
8.5	Conclusion 169
	References 169
9	GaN Devices for Optoelectronics Applications 175
	Nagarajan Mohankumar and Girish S. Mishra
9.1	Introduction 175
9.2	Properties of GaN-Based Material 176
9.2.1	Bandgap of GaN 178
9.2.2	Critical Electric Field of GaN 178
9.2.3	ON-resistance of GaN 179
9.2.4	Two-dimensional Electron Gas Formation at AlGaN/GaN
0.2	Interface 180
9.3	GaN LEDs 182
9.3.1	Different Colors LEDs 183
9.3.2	μ-LEDs 184 Migra I EDa with CaN based N damed Overture Partiers 185
9.3.3	Micro-LEDs with GaN-based N-doped Quantum Barriers 185
9.3.4	Blue Light Emission in GaN-based LEDs 185

9.3.5	Characteristics 186
9.4	GaN Lasers 187
9.4.1	Blue Laser Diodes 188
9.5	GaN HEMTs for Optoelectronics 189
9.6	GaN Sensors 191
	References 193
10	First Principles Theoretical Design on Graphene-Based
	Field-Effect Transistors 201
	Yoshitaka Fujimoto
10.1	Introduction 201
10.2	Graphene 202
10.2.1	Electronic Structure 202
10.2.2	Scanning Tunneling Microscopy 204
10.2.3	Electronic Transport 205
10.3	Graphene/h-BN Hybrid Structure 206
10.3.1	Atomic Structure 207
10.3.2	Structure and Energetics 208
10.3.3	Electronic Structure 211
10.3.4	Scanning Tunneling Microscopy 213
10.4	Conclusions 217
	Acknowledgments 218
	reknowiedginents 210
	References 218
	e
11	References 218  Performance Analysis of Nanosheet Transistors for
11	References 218  Performance Analysis of Nanosheet Transistors for Analog ICs 221
11	References 218  Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal
<b>11</b> 11.1	References 218  Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221
11.1 11.2	References 218  Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222
11.1 11.2 11.2.1	References 218  Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222  Short-Channel Effects and Their Mitigation 223
11.1 11.2 11.2.1 11.2.2	References 218  Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222  Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225
11.1 11.2 11.2.1 11.2.2 11.2.3	References 218  Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222  Short-Channel Effects and Their Mitigation 223  The FinFET Technology 225  Advent of Nanosheet Transistors 228
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 11.4	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234 Transconductance 235
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 11.4 11.4.1 11.4.2	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234 Transconductance 235 Output Conductance 236
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 11.4 11.4.1 11.4.2 11.4.3	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234 Transconductance 235 Output Conductance 236 Intrinsic Gain 236
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 11.4 11.4.1 11.4.2 11.4.3 11.4.4	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234 Transconductance 235 Output Conductance 236 Intrinsic Gain 236 Transconductance Efficiency 237
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 11.4 11.4.1 11.4.2 11.4.3 11.4.4 11.4.5	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234 Transconductance 235 Output Conductance 236 Intrinsic Gain 236 Transconductance Efficiency 237 Discharge Time 237
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 11.4 11.4.1 11.4.2 11.4.3 11.4.4 11.4.5	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234 Transconductance 235 Output Conductance 236 Intrinsic Gain 236 Transconductance Efficiency 237 Discharge Time 237 Small Signal Capacitances and AC Model 238
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 11.4 11.4.1 11.4.2 11.4.3 11.4.4 11.4.5 11.4.6 11.4.7	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234 Transconductance 235 Output Conductance 236 Intrinsic Gain 236 Transconductance Efficiency 237 Discharge Time 237 Small Signal Capacitances and AC Model 238 Transit Frequency 238
11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 11.4 11.4.1 11.4.2 11.4.3 11.4.4 11.4.5	Performance Analysis of Nanosheet Transistors for Analog ICs 221  Yogendra P. Pundir, Arvind Bisht, and Pankaj K. Pal Introduction 221  Evolution of Nanosheet Transistors 222 Short-Channel Effects and Their Mitigation 223 The FinFET Technology 225 Advent of Nanosheet Transistors 228 TCAD Modeling of Nanosheet Transistor 230 Transistor's Analog Performance Parameters 234 Transconductance 235 Output Conductance 236 Intrinsic Gain 236 Transconductance Efficiency 237 Discharge Time 237 Small Signal Capacitances and AC Model 238

x	Contents	
---	----------	--

12	Low-Power Analog Amplifier Design using MOS Transistor in the Weak Inversion Mode $255$		
	Soumya Pandit and Koyel Mukherjee		
12.1	Introduction 255		
12.2	Review of the Theory of Weak Inversion Mode Operation of MOS		
	Transistor 256		
12.2.1	Drain Current Model in the Weak Inversion Mode 256		
12.2.2	Concept of Inversion Coefficient 258		
12.2.3	Parameter Extraction 260		
12.2.3.1	Technology Current Constant $I_0$ 260		
12.2.3.2	Sub-threshold Swing Factor $\eta$ 262		
12.2.4	Small Signal Parameters in Weak Inversion Region 263		
12.3	Design Steps for Transistor Sizing Using the IC 266		
12.4	Design Examples 267		
12.4.1	Design of a Common Source Amplifier 267		
12.4.2	Single-Ended Operational Transconductance Amplifier 269		
12.4.2.1	Implementation and Simulation Result 275		
12.5	Summary 279		
	References 279		
13	Ultra-conductive Junctionless Tunnel Field-effect		
	Transistor-based Biosensor with Negative Capacitance 281		
	Palasri Dhar, Soumik Poddar, and Sunipa Roy		
13.1	Introduction 281		
13.2	Importance of SS and $I_{ON}/I_{OFF}$ in Biosensing 284		
13.3	Importance of Dopingless Source and Drain in High		
	Conductivity 287		
13.4	Relation of Negative Capacitance with Non-hysteresis and Effect on Biosensing 289		
13.5	Variation of Source Material on Biosensing 290		
13.6	Importance of Dual Gate and Ferroelectricity on Biosensing 291		
13.7	Effect of Dual Material Gate on Biosensing 296		
	References 297		
14	<b>Conclusion and Future Perspectives</b> 301		
	Kalyan Biswas and Angsuman Sarkar		
14.1	Applications 301		
14.1.1	Opportunities in Big Data 301		
14.1.2	Fight Against Environment Change 301		
14.1.3	Creation of Graphene 302		
14.1.4	Nano Systems 302		
14.1.5	Nanosensors 302		
14.2	Some Recent Developments 303		
14.3	Future Perspectives 306		
14.4	Conclusion 307		
	References 308		

# **About the Editors**

**Dr. Kalyan Biswas** is an a Assistant Professor in the Department of Electronics and Communication Engineering, MCKV Institute of Engineering, Liluah, Howrah, India. He obtained his B Tech and M Tech degrees from the Department of Applied Physics, University of Calcutta, and received his PhD (Engg.) from Jadavpur University. He is a Senior Member of IEEE since 2013 and is currently serving as the Secretary of IEEE SSCS Kolkata Chapter. He worked in different research and industry positions in Japan and Singapore before joining MCKV Institute of Engineering. Along with his teaching, he is involved in research work in the fields of nanoscale electronic devices, MEMS-based sensors, fibre Bragg gratings, electronics packaging, etc. He has more than 50 publications in reputed international journals, conferences and has contributed in many book chapters. He has served as an organizing committee member and reviewer for several international conferences. He is also a reviewer for many international journals.

Angsuman Sarkar is Professor of Electronics and Communication Engineering at Kalyani Government Engineering College, West Bengal, India. He received his M Tech degree and his PhD from Jadavpur University. His current research interests span the study of short-channel effects of sub-100-nm MOSFETs and nano-device modelling. He is a Senior Member of IEEE, Life Member of the Indian Society for Technical Education (ISTE), Associate Life Member of the Institution of Engineers (IE) India, and is currently serving as the Chairman of the IEEE Electron Device Society, Kolkata Chapter. He has authored 6 books, 23 contributed book chapters, 97 journal papers in international refereed journals, and 57 research papers in national and international conferences. He is a member of the board of editors of various journals. He is a reviewer for

# **xii** About the Editors

various international journals. He is currently supervising eight PhD scholars and has already guided seven students successfully as principal supervisor. He has delivered invited talks/tutorial speech/expert talks at various international conferences/technical programs. He has organized IEEE international conferences and several workshops/seminars.

# **List of Contributors**

# Zahra Ahangari

Department of Electronic Yadegar -e- Imam Khomeini (RAH) Shahre Rey Branch Islamic Azad University Tehran Iran

# Ruthramurthy Balachandran

Department of Electronics and Communication Engineering SOEEC ASTU Adama Ethiopia

# **Arvind Bisht**

Department of Electronics
Engineering
National Institute of Technology
Uttarakhand
Srinagar Garhwal
Uttarakhand
India

# Kalyan Biswas

ECE Department
MCKV Institute of Engineering
Liluah
Howrah
West Bengal
India

# Rishu Chaujar

Department of Applied Physics Delhi Technological University New Delhi India

# Taraprasanna Dash

Department of ECE Siksha 'O' Anusandhan (Deemed to be University) Bhubaneswar India

# Debashis De

Department of Computer Science and

Engineering

Maulana Abul Kalam Azad University

of Technology

Kolkata

India

and

Department of Physics

University of Western Australia

Perth

Western Australia

Australia

# Palasri Dhar

**Electronics and Communication** 

**Engineering Department** 

Guru Nanak Institute of Technology

Maulana Abul Kalam Azad University

of Technology

Kolkata

India

# Yoshitaka Fujimoto

Graduate School of Engineering

Kyushu University

Fukuoka

Japan

# Jhansirani Jena

Department of ECE

Siksha 'O' Anusandhan (Deemed to be

University)

Bhubaneswar

India

## Annada S. Lenka

Department of Electrical Engineering

Nano-Electronics Lab

NIT

Rourkela

India

# Chinmay K. Maiti

SouraNiloy

Kolkata

India

# Bansi Dhar Malhotra

Department of Biotechnology

Delhi Technological University

New Delhi

India

# Girish S. Mishra

**EECE** 

School of Technology

**GITAM** 

Bengaluru

India

# Nagarajan Mohankumar

Symbiosis Institute of Technology

Nagpur Campus

Symbiosis International

(Deemed University)

Pune

India

# Eleena Mohapatra

Department of ECE

RV College of Engineering

Visvesvaraya Technological University

Bengaluru

India

# Koyel Mukherjee

Centre of Advanced Study Institute of Radio Physics and Electronics University of Calcutta Kolkata India

# Pankaj K. Pal

Department of Electronics Engineering National Institute of Technology Uttarakhand Srinagar Garhwal Uttarakhand India

# Soumya Pandit

Centre of Advanced Study Institute of Radio Physics and Electronics University of Calcutta Kolkata India

# Yash Pathak

Department of Applied Physics Delhi Technological University New Delhi India

## Soumik Poddar

Electronics and Communication **Engineering Department** Guru Nanak Institute of Technology Maulana Abul Kalam Azad University of Technology Kolkata India

# Yogendra P. Pundir

Department of Electronics and Communication Engineering HNB Garhwal (A Central) University Srinagar Garhwal Uttarakhand India

and

Department of Electronics Engineering National Institute of Technology Uttarakhand Srinagar Garhwal Uttarakhand India

# Debarati D. Roy

Department of Electronics and Communication Engineering B. P. Poddar Institute of Management and Technology Kolkata West Bengal India

and

Department of Computer Science and Engineering Maulana Abul Kalam Azad University of Technology Kolkata India

# Pradipta Roy

Department of Computer Application Dr. B. C. Roy Academy of Professional Courses Durgapur West Bengal India

# Sunipa Roy

**Electronics and Communication Engineering Department** Guru Nanak Institute of Technology Maulana Abul Kalam Azad University of Technology

Kolkata India

# Prasanna K. Sahu

Department of Electrical Engineering Nano-Electronics Lab

NIT Rourkela India

# Angsuman Sarkar

**ECE** Department Kalyani Government Engineering

College Kalyani Nadia West Bengal

India

# Savitesh M. Sharma

Chinmaya Vishwa Vidyapeeth Ernakulam Kerala India

# **Avtar Singh**

Department of Electronics and Communication Engineering **SOEEC** ASTU

Adama Ethiopia

# Asutosh Srivastava

School of Computer & Systems Sciences Jawaharlal Nehru University New Delhi India

# Kajal Verma

Department of Applied Physics Delhi Technological University New Delhi India

# **Preface**

The field of metal—oxide—semiconductor field-effect transistor (MOSFET) devices has observed swift growth in the last decade. In recent years, scientists' views on the use of technology have increased. Nanotechnology is a technology that has the potential to significantly impact almost all areas of human activity, raising great hopes for finding solutions to the major needs of society. The fields of application of research in nanoscience include aerospace, defense, national security, electronics, biology, and medicine. In recent years, human knowledge has made great progress through both theoretical analysis and experimental findings in the area of nanoscience and nanoscale devices.

Nanoelectronic devices are the basis of today's powerful computers and are attracting many new applications, including electronic switching, sensing, and other computational applications. However, our purpose is not to discuss specific tools or applications. Rather, it is to illustrate the concept that has emerged in the last two years to understand the flow of electricity at the atomic scale. This is important not only for the creation of new nanoscale materials but also for the insights it provides into some long-standing questions in transport and quantum physics.

Reasonable attention has been given to editing this book to promote knowledge exchange and collaboration among different stakeholders in the field of nanoscale materials. Nano-devices include new and broad fields of activity such as physics, chemistry, biology, and materials engineering focusing on the nanoscale. To understand how these devices work, it is crucial to understand the structure, properties, and quantum behavior of these devices.

Modern life is revolutionized by the advancements of complementary metal-oxide-semiconductor (CMOS) technology. Performance of MOSFET has been improved continuously at a dramatic rate via gate length scaling since its invention. In order to serve the next-generation high-performance requirements with lower operating power, remorseless scaling of CMOS technology has now reached the atomic scale dimensions. Conventional MOSFET scaling

not only involves the reduction of device size but also requires the reduction in the transistor supply voltage  $(V_{\rm DD})$ . With the reduction of  $V_{\rm DD}$ , the threshold voltage  $(V_{th})$  must be scaled down simultaneously in order to attain reasonable ON-state current, reduce delay, and maintain sufficient gate overdrive voltage. As a consequence of scaling of device following Moore's law, the channel length of the MOSFET is reducing every year, causing short channel effects (SCEs). Different strategies have been considered to surmount SCEs using different device architectures and material compositions.

In this book, the problems associated with the emerging nanoscale MOSFET devices and their trends are highlighted. This book is focused on the evaluation of the present development of nanoscale electronic devices and the future projection of device technologies. Basic device physics and MOSFET operation are presented at the beginning. A widespread discussion on basics of MOSFETs and potential difficulties related to scaling and its remedies is presented. Next, discussion on the impact of high-k gate dielectrics in next-generation transistors is included. The effects of trap charges on dielectric defects for multiple gate devices, strain engineering for advanced devices like FinFETs, gate all around nanosheet transistors, etc., have been discussed in different chapters. TCAD analysis is a very important methodology for device performance analysis. TCAD simulation is discussed for negative capacitance field-effect transistors (FETs) and their linearity performance. Quantum-mechanical tunnelling effect for electrically doped nano-devices is also included in the scope of this book. The principles and operations of tunnel FETs, graphene-based FETs, and related issues are discussed. Applications of GaN devices are considered for optoelectronics applications. Performance analysis of nanosheet transistors and low-power circuit design using advanced MOSFETs is also discussed. Finally, an FET-based biosensor with negative capacitance is included.

Readers can feel pleasure in learning about nanoscale devices in real-world applications. Throughout this book, one can discover the amazing developments of nanoelectronics, its challenges, and its future prospects. We hope that this book will appear as a one volume reference for postgraduate students, prospective researchers, and professionals requiring knowledge for design of integrated circuits using nanoscale devices.

November 4th, 2024

Kalyan Biswas Angsuman Sarkar Kolkata, West Bengal, India

# **Acknowledgments**

We would like to take this golden opportunity to express our gratitude to all those who have helped us complete this book. First and foremost, we would like to convey our gratitude to all the contributors to this book for contributing chapters and all the necessary information throughout this project.

We would like to express our gratitude to Prof. (Dr.) Chandan Kumar Sarkar, a retired professor at Jadavpur University, who supported us throughout the entire work. Lots of useful discussions with him and his advice on device physics and device simulations made us stay confident and helped us to finalize this book project.

Special thanks to the management of MCKV Institute of Engineering and Kalyani Government Engineering College for their necessary support.

We would like to thank our family members for always cheering us up and helping us a lot unconditionally in all the ways that they can. Finally, we would like to express our gratitude to our colleagues for their love, encouragement, and generous support all the time.

Kalyan Biswas Angsuman Sarkar

# 1

# **Emerging MOSFET Technologies**

Kalyan Biswas<sup>1</sup> and Angsuman Sarkar<sup>2</sup>

<sup>1</sup>ECE Department, MCKV Institute of Engineering, Liluah, Howrah, West Bengal, India <sup>2</sup>ECE Department, Kalyani Govt. Engineering College, Kalyani, Nadia, West Bengal, India

# 1.1 Introduction: Transistor Action

The human life of the modern generation has been revolutionized by the progress of complementary metal–oxide–semiconductor (CMOS) technology. Metal–oxide–semiconductor field-effect transistor (MOSFET) is one of the most noteworthy inventions of the twentieth century. One important milestone in the progress of semiconductor integrated circuits was the famous – Moore's law [1]. Following Moore's law, the performance of MOSFET has been improved continuously at an intense rate through gate length scaling. To serve the next-generation high-performance requirements with lower operating power, unrelenting scaling of CMOS technology has now reached the atomic scale dimensions. The trend will continue with emerging areas of applications such as the internet of things (IoT), e-mobility, artificial intelligence, and 5G. The cutting-edge innovation in MOSFET technologies is the most important and at the heart of these emerging technologies. A schematic diagram of the Conventional Bulk MOSFET Structure is shown in Figure 1.1.

# 1.2 MOSFET Scaling

This downscaling of dimensions of the device is critical to integrate the greater number of devices in integrated circuits (ICs). As a consequence of the Moore's law, every year channel length of the MOSFET sinks, causing short channel effect (SCEs). SCEs are affecting power consumption of the circuits [2–9]. The transistor scaling target has been made reachable because of the advanced lithographic




Figure 1.1 Schematic diagram of the Conventional Bulk MOSFET Structure.

capability to make shorter/thinner channels. In the early stage, scaling was possible with conventional structures and material technology, but it is understood that conventional scaling technology cannot continue forever. Therefore, investigation of non-classical device structures became necessary.

# 1.3 Challenges in Scaling the MOSFET

Scaling of MOSFETS is not an easy task but faces lots of challenges. Normally, six different short-channel effects can be distinguished such as "Sub-Threshold Slope," DIBL and threshold voltage roll-off, velocity saturation, hot carrier effects, and direct source to drain tunneling [10–12].

As the SCEs set hurdles to device operation and degrade device performance, these effects should be removed or minimized, so that a device with a shorter physical channel length can preserve the required device characteristics. Researchers tried to overcome these problems by reducing the gate oxide thickness and the depth of source/drain junction while reducing the gate length in conventional bulk MOSFETs. But these scales reached the physical limit of dimension. As a remedy, gate dielectric materials with higher permittivity were used. The use of these high-k materials as gate oxide allowed for achieving smaller equivalent oxide thickness with a thicker physical dimension. But shrinking of MOSFET to the sub-10 nm scale is challenging and new technologies were necessary. As per ITRS forecasts and published literature, it is understood that the main research is going

on in two different directions: possible modification of the planar architecture and use of non-planner 3D structure [13-17] to push for its physical limits, or a new way of making transistors, such as devices based on III-V group materials, use of nanomaterials and nanotechnologies like silicon nanowires, carbon nanotubes (CNTs) or graphene, single electron transistors, and also some other emerging devices such as quantum cellular automata and spin-based electronics.

#### **Emerging MOSFET Architectures** 1.4

For decades, traditional scaling techniques based on sinking its physical dimensions have largely dominated the development path of MOSFETs. However, this traditional scaling technique is not valid for emerging nanoscale devices. As device scaling enters beyond the 22 nm node, various significant changes in terms of device architecture and materials in the traditional MOSFET would be required for the competent operation of the device and to extend Moore's law [18-21]. To surmount SCEs, researchers are employing different strategies for nanoscale devices. The main approaches are (i) by employing different structures such as multigate MOSFETs (ii) advanced device physics approaches, such as junctionless MOSFET, tunnel FET (TFET), and (iii) different channel materials having higher carrier mobility such as III-V-based materials, strained silicon, CNTs, Graphene, etc. for continuing the progress in nanoscale.

#### 1.4.1 **Tunnel FET**

To reduce power consumption in MOSFETs without degrading device performance, operating voltage  $(V_{\rm dd})$  and threshold voltage  $(V_{\rm th})$  of the device need to be scaled down. If  $V_{\rm th}$  is reduced keeping sub threshold swing (SS) of MOSFET unchanged, the power consumption increases. The TFET, which is based on the principle of band-to-band quantum tunneling, is one of the most favorable devices, having a steep slope for applications in low-power circuits. The device structure of a TFET differs from that of the conventional MOSFET as a type of doping in the source region and drain region of TFET are of opposite types. A schematic diagram of single-gate n-type TFET is shown in Figure 1.2. A positive voltage in the gate and reverse bias between the source and drain is required to switch the n-type device ON. It is a semiconductor device based on the band-to-band tunneling principle of electrons rather than thermal emission. TFETs operate by tunneling through the S/D barrier rather than diffusion over the barrier [22–31]. The device switches between ON-state as well as OFF-state at lower voltages than the  $V_{\rm dd}$  of the MOSFET, making it a suitable choice for low-power consumption applications in the era of emerging nanoscale devices. This type of device can




Figure 1.2 Schematic diagram of tunnel FET.

provide extremely low OFF-current and steeper sub-threshold slope than conventional MOSFET. Tunneling occurs for an electron between the valence band of the semiconductor to the conduction band through a potential barrier without having enough energy required for this transition, and this phenomenon can only be explained by quantum mechanical physics. The output characteristics of a TFET are dependent on the parameters such as the doping, the gate work function, etc. Therefore, these parameters can be modified to obtain the desired output characteristics of a TFET. However, from the fabrication point of view, TFET faces a few challenges such as the fabrication of an ultra-thin body required for robust electrostatics, formation of abrupt junction, III–V/high-k interface with low trap density, etc.

Two-dimensional crystal semiconductors are being investigated as the materials of the channels for field effect transistors (FETs). The main advantages of such 2D-transistors consist of outstanding electrostatic control of the gate terminal because of the considerably higher surface-to-volume ratio, pristine surfaces to confirm better interface quality with the insulators, and greater electrical conductivity owing to the ballistic/quasi-ballistic transport. It also offers tunable electronic properties dependent on the layer and stacking providing further flexibility in transistor design. These distinctive attributes offer the chance to acquaint with 2D materials in the design of TFET, which can concurrently combine the benefits of greater electrostatic integrity and tunneling barrier engineering. As a result, the arena of TFET design based on 2D materials has grown significantly in recent years.

## 1.4.2 Nanowire FET

In the era of sub-10-nm technology nodes, cylindrical-shaped structures with gates all around were proposed to provide better gate controllability on the





Figure 1.3 Schematic 3D view and a cross-sectional view of a cylindrical FET.

channel and reduce "Short Channel Effects" [32–35]. In this structure, a gate is wrapped around the cylindrical-shaped channel region and termed a silicon nanowire FET (Figure 1.3). Nanowires can be fabricated with single-crystal structures, controllable doping, and diameters as small as several nanometers. Though the silicon nanowire transistors (SNWT) improves device performance, the fluctuations in process parameters rigorously affect the device characteristics. As per the projection of the International Technology Roadmap for Semiconductor (ITRS), the multiple-gate SOI MOSFETs will be able to scale up to sub-10 nm dimensions and are capable candidates for nanoscale devices in the future.

### 1.4.3 Nanosheet FET

Nanosheet FETs are considered as a transistors of next-generation technology, which have been broadly adopted by the industry to carry on logic scaling beyond 5 nm technology nodes, and beyond FinFETs. Scaling of FinFET beyond 7 nm node results worsened SCEs, forced them to move from tri-date to gate all-around structures. Among different gate all-around structures, wider nanosheets provide higher "ON" current and better electrostatic control [36]. FinFETs were the first architectural change of devices in transistor history and gate-all-around nanosheet FETs are the milestones in the history of transistor devices as they utilize the complete architectural change. To obtain the full advantages of nanosheet FETs, multiple nanosheets should be stacked on one another. The channel thickness during the stacking is fully dependent on the lithographical limit of the fabrication process. Induction of strain to increase hole mobility has also been adopted recently to improve the device's performance (Figure 1.4).




**Figure 1.4** Schematic diagram of a gate-all-around nanosheet FET [36]/MDPI/CC by 4.0. Cross section view across a) source-drain region b) gate region.

# 1.4.4 Negative Capacitance FET

The negative capacitance field effect transistor (NCFET) has become a good solution for extending Moore's Law due to its process compatibility, high on/off current ratio, and low subthreshold swing. In these devices, a layer of ferroelectric material is sandwiched between the gate oxide and gate metal and utilizes the property of polarization inversion of the ferroelectric material under the influence of gate voltage to provide negative capacitance (Figure 1.5).

Additionally, the use of ferroelectric layers, for example, NCs in the gate stack, helps to reduce the sub-threshold slope of the FET to less than the theoretical limit



**Figure 1.5** (a) Schematic diagram of the DFR-negative capacitance FET, (b) equivalent capacitance model of the device [37]/MDPI/CC by 4.0.


of 60 mV/decade [37]. Various additives such as Al (HAO), Zr (HZO), and Si (HSO) in hafnium-based ferroelectric materials have also been considered to improve the performance of NCFETs.

# 1.4.5 Graphene FET

CNTs are planar graphite sheets known as graphene that are wrapped into tube shapes. CNTs have outstanding electrical characteristics and they can be fabricated with very small dimensions, as small as 4–8 Å in diameter. The encouraging electrical properties of a CNT depend on its diameter and the wrapping angle of the graphene. Theory shows that the structure of CNTs may be expressed by a chiral vector linked with two integers (n, m). CNTs can be metallic or semiconducting depending on the difference of values in fundamental tube indices (n, m), and their bandgap is dependent on the diameter. The analysis also indicates that semiconducting CNTs have very high low-field mobility, large current-carrying capability, excellent thermal and mechanical stability, and high thermal conductivity [38-40]. Because of their superior material properties, nanotubes are attractive as future interconnects and show enormous advantages as a channel material of high-performance MOSFETs. Though CNT-based MOSFETs promise great performance lots of processing issues remain such as fabrication of identical nanotubes, control of abrupt doping profiles, etc. A sketch of the graphene FET is shown in Figure 1.6 [39].

## 1.4.6 III-V Material-based MOSFETS

As the performance improvement of silicon-based MOSFETs reaches its limit of scaling. Interest has been greatly increased in introducing non-silicon materials as



**Figure 1.6** A sketch of the graphene FET [39]/MDPI/CC by 4.0.

a channel. III-V-based MOSFETs are considered one of the most efficient devices for high-performance digital logic applications. Currently, III-V MOSFETs are expected to allow higher drive currents and greater flexibility than silicon-based MOSFETs. A wide range of compound semiconductor materials can be obtained using elements from the Periodic Table's columns III and V, like GaAs, InP, and  $In_xGa_{(1-x)}As$ . The main parameter which defines the important characteristics of these materials is the bandgap energy. The integration of Ge/III-V and Si CMOS platforms is promising in providing low-power integrated circuits in 10 nm technology nodes and beyond [41]. One of the key challenges of the III-V MOSFET technology is thermodynamically stable, high-quality gate dielectrics that passivate the interface states.

#### 1.4.7 **HEMT**

In recent times, high electron mobility transistor (HEMT) accomplished excessive interest due to its superior electron transport. HEMT devices are facing tremendous challenges and replacing traditional field-effect transistors (FETs) because of their outstanding performance at high frequencies [42]. HEMT technology was first innovated by T. Mimura who was involved in compound semiconductor device development at Fujitsu Laboratories Ltd, Japan [43]. HEMT devices incorporate heterojunctions formed at the junction of two different bandgap materials in which electrons are trapped in quantum wells to avoid scattering by impurities. Thanks to their higher electron mobility and dielectric constant, GaAs having direct bandgap have been used in high-frequency applications and the field of optoelectronic integrated circuits. AlGaAs having nearly similar lattice constant but larger bandgap in comparison to GaAs, are considered the most suitable contender for barrier material and one of the most prevalent choices to be used in HEMTs [44-46]. However, another excellent material that has been widely studied for HEMT devices in recent years is AlGaN/GaN. AlGaN/GaN HEMTs can operate at very high frequencies with high breakdown strength and high saturation electron velocity. GaN also shows very robust piezoelectric polarization that helps to accumulate huge carriers at the interface of AlGaN/GaN. The performance of the MEMS devices depends on many factors such as a combination of material layers, concentration of doping, and different layer thicknesses, which provide flexibility in the device design process.

#### 1.4.8 Strain Engineered MOSFETs

Strained silicon technology based on the improvement of carrier mobility under the influence of axial strain. Proper use of strain in the silicon channel has emerged as a powerful technique for improved MOSFET performance [47].