

Christoph Rindfleisch
Bernhard Wicht

Chip-Scale Power Supplies for DC-Link and Grid Applications

 Springer

Chip-Scale Power Supplies for DC-Link and Grid Applications

Christoph Rindfleisch • Bernhard Wicht

Chip-Scale Power Supplies for DC-Link and Grid Applications

 Springer

Christoph Rindfleisch
Infineon Technologies Dresden GmbH &
Co. KG
Dresden, Sachsen, Germany

Bernhard Wicht
Institute of Microelectronic Systems
Leibniz University Hannover
Hannover, Niedersachsen, Germany

ISBN 978-3-031-60819-3 ISBN 978-3-031-60820-9 (eBook)
<https://doi.org/10.1007/978-3-031-60820-9>

© The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Switzerland AG 2024

This work is subject to copyright. All rights are solely and exclusively licensed by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Switzerland AG
The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

If disposing of this product, please recycle the paper.

Preface

The objective of this book is to provide a systematic and comprehensive insight into the design of integrated chip-scale power supplies. The focus is on miniaturized power supplies that run from the 120 V/230 V mains supply or high-voltage DC sources of up to 400 V to power various low-voltage subsystems. Applications include sensor nodes, transmitters, receivers, actuators as well as auxiliary supplies in power electronics with supply voltages of 3.3 V to 10 V at power levels of up to 500 mW. Conventionally, these applications are supplied from batteries with the expense of high maintenance. Alternatively, energy harvesting would be suitable but has limited output power. Commercial power modules are relatively large and expensive, and suffer from poor conversion efficiency at power levels below 500 mW. Consequently, there is a gap in solutions for highly efficient and compact power supplies.

This book covers solutions on system and circuit level for isolated and non-isolated low-power-optimized high-voltage converters in standard high-voltage silicon-on-insulator (SOI) technologies. The implemented converters are not only suitable for all common AC grid voltages (120 V/230 V) but also for a wide DC input-voltage range of 12.5 V to 400 V. Their high voltage-conversion ratios of up to 120 make them well-suitable for low-power target applications. Together with the presented low-power optimized subcircuits, innovative control techniques, and layout/technology optimizations, peak efficiencies of up to 84% are achieved.

The book deals in detail with the following main topics: (1) Low-power optimized high-voltage converter architectures and control approaches are evaluated for high voltage-conversion ratios. They enable a high converter efficiency over the whole targeted input-voltage and output-power range at a compact size. (2) Low-power subcircuits are presented for a reliable converter operation with a high common-mode-transient immunity at low steady-state losses and low high-voltage-related capacitive and resistive losses. (3) A comprehensive analysis enables the size and loss reduction of the power inductor and transformer. An active zero-crossing buffer is described to reduce the size of the mandatory buffer capacitor in the AC interface. (4) Design techniques in SOI technologies are presented. It includes capacitive-loss-reduction techniques to reduce high-voltage-related capac-

itive losses to a minimum. Techniques for a reduction of substrate coupling as one major disturbance mechanism are explained. The performance of state-of-the-art on-chip high-voltage power switches is analyzed to enable a size and loss reduction by selecting a well-suited power-switch type for each converter architecture.

The book is intended as a comprehensive all-in-one source on the design of chip-scale high-voltage power supplies for low-power DC-link and grid applications. It is written in handbook style with systematic guidelines, including many implementation examples. It covers the full range from technology fundamentals to circuit implementation details. It includes guidelines for the application-specific selection of the converter topology, design guidelines for the inductive components, and a detailed description of low-power optimized control approaches and subcircuits.

This book is based on our research at the Institute for Microelectronic Systems at Leibniz University Hannover, Hannover, Germany. We are grateful to many team members at the university as well as to our industry partners.

A special thanks goes to our families; without their love and support, this book would not have been possible.

Dresden, Germany
Hannover, Germany
March 2024

Christoph Rindfleisch
Bernhard Wicht

Contents

1	Introduction	1
1.1	Scope of This Book	3
1.2	Outline	5
	References	6
2	Motivation and Challenges	9
2.1	Applications and Requirements for High-Voltage Low-Power Converters	9
2.2	State-of-the-Art High-Voltage Converters	11
2.3	System-Level Challenges	12
2.3.1	AC–AC Converter Stage	13
2.3.2	Rectifier	15
2.3.3	Zero-Crossing Buffer	15
2.3.4	DC–DC Converter Stage	17
	References	24
3	High-Voltage DC–DC Converters	27
3.1	Fundamentals and State-of-the-Art Converter Architectures	28
3.1.1	Linear Regulators	28
3.1.2	Switched-Capacitor Converters	29
3.1.3	Inductive Converters	35
3.1.4	Summary	48
3.2	Buck Converter with Constant-On-Time Control	50
3.2.1	Operating Principle: Voltage-Interval-Based Constant-On-Time Control	52
3.2.2	Closed-Loop Control	55
3.2.3	Loss Breakdown	56
3.2.4	Experimental Results	57
3.3	Resonant Buck Converter	60
3.3.1	Operating Principle: Resonant Buck with Self-Timed On-Time	63
3.3.2	Closed-Loop Control	69

3.3.3	Loss Breakdown.....	70
3.3.4	Experimental Results	72
3.4	Buck Converter with Resonant and Constant-On-Time Mode	78
3.5	Active-Clamp Flyback	80
3.5.1	Operating Principle: Voltage-Interval-Based Constant-On-Time Control	82
3.5.2	Closed-Loop Control.....	86
3.5.3	Loss Breakdown.....	87
3.5.4	Experimental Results	89
3.6	Comparison to State-of-the-Art.....	92
3.7	Inductor and Transformer Design for Low-Power High-Voltage Converters	97
3.7.1	Design Considerations	98
3.7.2	Loss Calculation.....	103
3.7.3	Inductor Comparison.....	111
	References	119
4	AC–DC Conversion	125
4.1	Fundamentals and State-of-the-Art Approaches	126
4.1.1	Rectifier.....	126
4.1.2	Zero-Crossing Buffer	128
4.2	AC–DC Architecture with Active Zero-Crossing Buffer.....	131
4.3	Operating Principle of the Active Zero-Crossing Buffer	133
4.4	Control of the Active Zero-Crossing Buffer	135
4.5	Loss Breakdown	136
4.6	Experimental Results.....	137
4.7	Comparison to State-of-the-Art.....	143
	References	143
5	Low-Power Subcircuits for High-Voltage Designs.....	145
5.1	High-Voltage Threshold Detection	145
5.2	Level Shifter	149
5.2.1	Continuous Direct-Coupled Level Shifter	149
5.2.2	Pulse-Based and Cross-Coupled Level Shifter	151
5.2.3	Capacitive Level Shifter	152
5.2.4	Performance Comparison of Different Level Shifters	155
5.3	High-Side Gate-Pulse Generation	156
5.4	Gate Drivers	158
5.5	High-Side Supply.....	160
5.5.1	Regulated Bootstrap Supply with Reverse-Recovery-Loss Reduction.....	161
5.5.2	Charge Pump	163
5.6	Actively Controlled Snubber.....	165
5.7	Clocked Comparator	167
5.8	Ring Oscillator.....	168
	References	169

6	Circuit Design in SOI	171
6.1	Parasitic Capacitances	171
6.1.1	Capacitive Losses	173
6.1.2	Substrate Coupling	182
6.2	High-Voltage Power Switches	184
6.2.1	State-of-the-Art Switch Structures	184
6.2.2	The Lateral Super-Junction MOSFET and the Lateral Super-Junction IGBT	186
	References	191
7	Conclusion and Outlook	195
7.1	Conclusion	195
7.2	Outlook	199
	References	200
A	Required Coupling Capacitor of a Capacitor-Drop Power Supply	203
B	Required Buffer Capacitance of an AC–DC Converter Stage	207
B.1	Required Buffering Time.....	207
B.2	Required Buffer Capacitor	209
C	Equations of Inductive Converters: Continuous-Conduction Mode ...	211
C.1	Buck Architecture	211
C.2	Fly-Buck Architecture.....	212
C.3	Flyback Architecture	213
D	Equations of Inductive Converters: Discontinuous-Conduction Mode	215
D.1	Buck Architecture	215
D.2	Fly-Buck Architecture.....	218
D.3	Flyback Architecture	220
E	Voltage Overshoot in a Flyback Without Clamp	223
F	Losses in the Clamp of a Passive-Clamp Flyback	229
G	Modified Steinmetz Equation: Equivalent Frequency in Discontinuous-Conduction Mode	235
H	Required Clock Frequency of the Charge Pump	239
	Index	243

Acronyms

List of Abbreviations

ADC	Analog-to-Digital Converter
BCM	Boundary-Conduction Mode
BOX	Buried Oxide
BUR	Buried Layer
CCM	Continuous-Conduction Mode
CMOS	Complementary Metal-Oxide-Semiconductor
CMTI	Common-Mode-Transient Immunity
DCM	Discontinuous-Conduction Mode
DTI	Deep-Trench Isolation
EMI	Electromagnetic Interference
GaN	Gallium Nitrite
HSGND	High-Side Ground
HV	High Voltage
IC	Integrated Circuit
IGBT	Insulated-Gate Bipolar Transistor
IoT	Internet of Things
IR	Infrared
LCD	Liquid-Crystal Display
LDMOS	Lateral Double-Diffused MOSFET
LED	Light-Emitting Diode
MIM	Metal-Insulator-Metal
MOSFET	Metal-Oxide-Semiconductor Field-Effect Transistor
NMOS	n-Type MOSFET
PCB	Printed-Circuit Board
PMOS	p-Type MOSFET
PWM	Pulse-Width Modulated Signal
RESURF	Reduced Surface Field
RF	Radio Frequency

SC	Switched Capacitor
SiC	Silicon Carbide
SJ-LIGBT	Lateral Super-Junction IGBT
SJ-MOSFET	Lateral Super-Junction MOSFET
SMD	Surface-Mounted Device
SMU	Source Measurement Unit
SOI	Silicon on Insulator
ZCS	Zero-Current Switching
ZVS	Zero-Voltage Switching

Symbols

$A_{e,core}$	m^2	Effective Cross-sectional Area of a Magnetic Core
AL	H	Inductance Rating of a Magnetic Core per N_{Lp}^2
A_{wire}	m^2	Cross-sectional Area of a Wire
B_{core}	Gs	Magnetic Flux Density in a Magnetic Core
$B_{core,max}$	Gs	Maximum Value of B_{core}
$B_{core,min}$	Gs	Minimum Value of B_{core}
$B_{core,peak}$	Gs	Peak Value of B_{core}
$B_{sat,core}$	Gs	Magnetic Saturation Flux Density of a Magnetic Core
BU		Buffer
C_{BOX}	F	Capacitance Across the Buried Oxide
$C_{BOX,J}$	F	Total Capacitance of C_{BOX} in Series to C_J
C_{bst}	F	Bootstrap Capacitor
C_{buf}	F	Buffer Capacitor
$C_{CA,Dbst}$	F	Cathode-Anode Capacitance of D_{bst}
C_{clp}	F	Clamp Capacitor
$C_{CP,1}$	F	Charge-Pump Capacitor Number One
$C_{CP,2}$	F	Charge-Pump Capacitor Number Two
C_{cpl}	F	Coupling Capacitance
C_d	F	Capacitor of an RC -Delay Gate
C_{DG}	F	Drain-Gate Capacitance of a Transistor
C_{DS}	F	Drain-Source Capacitance of a Transistor
C_{DTI}	F	Capacitance Across the Deep Trench
$C_{DTI,total}$	F	Total Capacitance Across Multiple Deep Trenches
C_f	F	Filter Capacitor
C_{fb}	F	Primary-Side Capacitor of a Fly-Buck Converter
C_{fly}	F	Flying Capacitor of an SC / a Multi-level Converter
$C_{fly,1}$	F	First Flying Capacitor of an SC / a Multi-level Converter
$C_{fly,n}$	F	n th Flying Capacitor of an SC / a Multi-level Converter
C_{in}	F	Input Buffer Capacitor
$C_{in,AC-AC}$	F	Input Capacitor of a Capacitive Voltage Divider

C_{iso}	F	Capacitor Used for the Signal Isolation
C_J	F	Junction Capacitance
C_m	W	First Steinmetz Parameter
$C_{MET-MET}$	F	Capacitance Between Different Metal Layers
$C_{MET-SUB}$	F	Capacitance Between Metal Layers and the Substrate
C_{off}	F	Coupling Capacitor in the Turn-Off Path
C_{on}	F	Coupling Capacitor in the Turn-On Path
C_{out}	F	Output Buffer Capacitor
C_{par}	F	Parasitic Capacitance
$C_{par,CEqv}$	F	Charge-Equivalent Value of C_{par}
$C_{par,EEqv}$	F	Energy-Equivalent Value of C_{par}
$C_{par,sub}$	F	Parasitic Capacitance Towards the Substrate
C_{res}	F	Resonant Capacitor
$C_{sht,AC-AC}$	F	Shunt Capacitor of a Capacitive Voltage Divider
C_{snub}	F	Snubber Capacitor
D		Diode
D		Duty Cycle
D-FF		Delay Flip-Flop
d_1	s	Delay One
d_2	s	Delay Two
d_3	s	Delay Three
d_4	s	Delay Four
D_{bst}		Bootstrap Diode
D_{clp}		Clamp Diode
$DCP,1$		Charg-Pump Diode Number One
$DCP,2$		Charg-Pump Diode Number Two
$D_{HV,1}$		HV Power Diode Number One
$D_{HV,2}$		HV Power Diode Number Two
$D_{HV,buf}$		HV Diode of the Active Zero-Crossing Buffer
$D_{HV,out}$		HV Freewheeling Power Diode of the Output Filter
$d_{i,core}$	m	Inner Diameter of a Toroidal Core
$d_{o,core}$	m	Outer Diameter of a Toroidal Core
D_{out}		Freewheeling Power Diode of the Output Filter
D_{ovp}		Over-Voltage-Protection Diode
$D_{rtf,1}$		Rectifier Diode Number One
$D_{rtf,2}$		Rectifier Diode Number Two
$D_{rtf,3}$		Rectifier Diode Number Three
$D_{rtf,4}$		Rectifier Diode Number Four
d_{sb}	s	Delay Until the Snubber is Turned On Again
D_{uvp}		Under-Voltage-Protection Diode
dV/dt	V/s	Slew Rate
d_{wire}	m	Diameter of a Wire
$d_{wire,max}$	m	Maximum Value of d_{wire}
D_Z		Zener Diode

$D_{Z,clp}$		Zener Diode of the Passive Clamp
$D_{Z,ref}$		Reference Zener Diode
$E_{C_{buf,init}}$	W s	Energy That is Initially Stored in C_{buf}
$E_{C_{buf,rem}}$	W s	Energy That Remains in C_{buf} After t_{buf}
E_{clp}	W s	Energy Transferred to $C_{clp}/D_{Z,clp}$ During the Clamping
$E_{C_{out}}$	W s	Energy Transferred to C_{out} While HV1 is Turned On
$E_{C_{res,max}}$	W s	Peak Value of the Energy Stored in C_{res}
E_{crit}	V/m	Critical Electric Field Strength
$E_{L_m T_p}$	W s	Energy Transferred to L_m, T_p While HV1 is Turned On
E_{load}	W s	Energy Consumed by the Load
$E_{loss,charge}$	W s	Energy Loss at Charging
$E_{loss,core}$	W s	Core Loss per Switching Cycle
$E_{loss,discharge}$	W s	Energy Loss at Discharging
E_{L_p}	W s	Energy Transferred to L_p While HV1 is Turned On
E_{out}	W s	Energy Transferred to the Output
$E_{out,clp}$	W s	Energy Transferred to the Output During the Clamping
$E_{out,L_{lk,s},T_p}$	W s	Energy Transferred from $L_{lk,s}, T_p$ to the Output
E_{out,L_m,T_p}	W s	Energy Transferred from L_m, T_p to the Output
E_{surf}	V/m	Field Strength Along the Surface of a Semiconductor
E_x	V/m	Electric Field Strength in x-Direction
f	Hz	Frequency
f_c	Hz	Frequency of the Current
f_{clk}	Hz	Clock Frequency
$f_{cut-off}$	Hz	Cut-Off Frequency
f_{eqv}	Hz	Equiv. Frequency of the Modified Steinmetz Equation
f_{grid}	Hz	Grid Frequency
f_{max}	Hz	Maximum Frequency
f_{res}	Hz	Resonant Frequency
FS-A		Input AND Gate of the Fault-Signal-Detection Circuit
f_{sw}	Hz	Switching Frequency
$f_{sw,max}$	Hz	Maximum Value of f_{sw}
h_{core}	m	Height of a Toroidal Core
H_{core}	A/m	Magnetic Field Strength in a Magnetic Core
$H_{core,I_{sat}}$	A/m	$B_{sat,core}$ -Dependent Maximum Value of H_{core}
$H_{I_{wire}}$	A/m	Magnetic Field Induced by I_{wire}
HS-BU		Buffer at the High Side
HS-BU _{off}		HS-BU for the Detection of the Turn-Off Signal
HS-BU _{on}		HS-BU for the Detection of the Turn-On Signal
HS-INV		Inverter at the High Side
HS-INV _{off}		HS-INV for the Detection of the Turn-Off Signal
HS-INV _{on}		HS-INV for the Detection of the Turn-On Signal
HS-SR		High-Side Shift Register
HV1		HV Power Switch Number One
HV1 _a		HV Power Switch Number One a
HV1 _b		HV Power Switch Number One b

$HV1_{\text{rtf}}$		HV Power Switch of the Rectifier Number One
$HV1_{\phi 1}$		HV Power Switch Number One of Phase One
$HV1_{\phi 2}$		HV Power Switch Number One of Phase Two
$HV2$		HV Power Switch Number Two
$HV2_a$		HV Power Switch Number Two a
$HV2_b$		HV Power Switch Number Two b
$HV2_{\text{rtf}}$		HV Power Switch of the Rectifier Number Two
$HV2_{\phi 1}$		HV Power Switch Number Two of Phase One
$HV2_{\phi 2}$		HV Power Switch Number Two of Phase Two
$HV3_{\text{rtf}}$		HV Power Switch of the Rectifier Number Three
$HV4_{\text{rtf}}$		HV Power Switch of the Rectifier Number Four
HV_{buf}		HV Power Switch of the Active Zero-Crossing Buffer
HV_{clp}		HV Clamp Switch
HVn_a		HV Power Switch Number n_a
HVn_b		HV Power Switch Number n_b
I-FF		Initialization Flip-Flop
$I_{C_{\text{fly}}}$	A	Current Through C_{fly}
I_{clp}	A	Current Through the Clamp
$I_{C_{\text{out}}}$	A	Current Through C_{out}
$I_{D_{\text{bst}}}$	A	Current Through D_{bst}
$I_{D_{\text{HV, out}}}$	A	Current Through $D_{\text{HV, out}}$
I_{eddy}	A	Eddy Current
$I_{\text{HV}2}$	A	Current Through the Drain of HV2
I_{in}	A	Input Current
I_{leak}	A	Leakage Current
$I_{L_{\text{lk, p, Tp}}}$	A	Current Through $L_{\text{lk, p, Tp}}$
$I_{L_{\text{lk, s, Tp}}}$	A	Current Through $L_{\text{lk, s, Tp}}$
$I_{L_{\text{m, Tp}}}$	A	Current Through $L_{\text{m, Tp}}$
$I_{L_{\text{m, Tp, max}}}$	A	Peak Value of $I_{L_{\text{m, Tp}}}$
$I_{L_{\text{p}}}$	A	Current Through L_{p}
$I_{L_{\text{p, DC}}}$	A	DC Value of $I_{L_{\text{p}}}$
$I_{L_{\text{p, max}}}$	A	Peak Value of $I_{L_{\text{p}}}$
$I_{M_{\text{clp}}}$	A	Current Through M_{clp}
$I_{M_{\text{s}}}$	A	Current Through M_{s}
I_{out}	A	Output Current
I_{p}	A	Current at the Primary Side of T_{p}
I_{par}	A	Parasitic Coupling Current
$I_{\text{par, max}}$	A	Maximum Value of I_{par}
I_{pu}	A	Pull-Up Current
I_{R}	A	Current Through R
I_{s}	A	Current at the Secondary Side of T_{p}
$I_{\text{sat, Lm, Tp}}$	A	Saturation Current of $L_{\text{m, Tp}}$
$I_{\text{sat, Lp}}$	A	Saturation Current of L_{p}
$I_{\text{sat, Ms}}$	A	Saturation Current of M_{s}
I_{snuab}	A	Current Through the Snubber

I_{sub}	A	Parasitic Current Through the Substrate
I_{wire}	A	Current Through a Wire
$J_{\text{s,wire}}$	A/m ²	Surface Current Density of a Wire
J_{wire}	A/m ²	Current Density in a Wire
L	m	Device Length
$l_{\text{e,core}}$	m	Effective Magnetic Path Length of a Magnetic Core
LS – SR		Low-Side Shift Register
$L_{\text{lk,p,Tp}}$	H	Primary-Side Leakage Inductance of T_p
$L_{\text{lk,s,Tp}}$	H	Secondary-Side Leakage Inductance of T_p
$L_{\text{m,Tp}}$	H	Primary-Side Inductance of T_p
L_p	H	Power Inductor
LV1		Low-Voltage Power Switch Number One
LV2		Low-Voltage Power Switch Number Two
l_{winding}	m	Circumference of the Winding Layer
l_{wire}	m	Total Length of the Wire
M-FF		Mode-Saving Flip-Flop
M_{clp}		Clamp Transistor
M_{pd}		Pull-Down Transistor
$M_{\text{pd,off}}$		M_{pd} in the Turn-Off Path
$M_{\text{pd,on}}$		M_{pd} in the Turn-On Path
M_{pu}		Pull-Up Transistor
$M_{\text{pu,off}}$		M_{pu} in the Turn-Off Path
$M_{\text{pu,on}}$		M_{pu} in the Turn-On Path
M_{ref}		Transistor for the Generation of a Reference Voltage
M_{rr}		Transistor for the Reverse-Recovery-Loss Reduction
M_s		Transistor for the Signal Transmission
$M_{\text{s,off}}$		M_s in the Turn-Off Path
$M_{\text{s,on}}$		M_s in the Turn-On Path
M_{shunt}		Shunt Transistor of a Shunt Regulator
M_{shtub}		Snubber Transistor
N_i	1	Intrinsic Voltage-Conversion Ratio of an SC Converter
N_{Lp}	1	Number of Windings of L_p
$N_{Lp,\text{max}}$	1	Maximum Value of N_{Lp}
N_{Tp}	1	Winding Ratio Between Primary and Secondary Side
P-FF		Phase-Saving Flip-Flop
P_{in}	W	Input Power
P_{loss}	W	Power Loss
$P_{\text{loss,accum,Lp}}$	W	Accumulated Power Loss Caused by L_p
$P_{\text{loss,CBOX}}$	W	Power Loss Caused by C_{BOX}
$P_{\text{loss,CDS}}$	W	Power Loss Caused by C_{DS}
$P_{\text{loss,CDTI}}$	W	Power Loss Caused by C_{DTI}
$P_{\text{loss,charge}}$	W	Power Loss During Charging
$P_{\text{loss,clp}}$	W	Power Loss Caused by $L_{\text{lk,p,Tp}}$ and $L_{\text{lk,s,Tp}}$
$P_{\text{loss,core}}$	W	Power Loss in a Magnetic Core

$P_{\text{loss},C_{\text{par}}}$	W	Power Loss Caused by C_{par}
$P_{\text{loss,discharge}}$	W	Power Loss During Discharging
P_{loss,L_p}	W	Power Loss Caused by L_p
$P_{\text{loss,LR}}$	W	Power Loss in a Linear Regulator
$P_{\text{loss},R,\text{cur}}$	W	Current-Related Resistive Power Loss
$P_{\text{loss},R,\text{HV}}$	W	HV-Related Resistive Power Loss
$P_{\text{loss,total},L_p}$	W	Total Power Loss Caused by L_p
P_{out}	W	Output Power
$P_{\text{out,max}}$	W	Maximum Value of P_{out}
Q_{buf}	A s	Charge Delivered to V_{buf}
$Q_{CCP,1}$	A s	Charge Stored in $C_{CP,1}$
$Q_{CCP,2}$	A s	Charge Stored in $C_{CP,2}$
$Q_{C_{\text{in}},AC-AC}$	A s	Charge Transferred to $C_{\text{in},AC-AC}$
$Q_{\text{circ,HS}}$	A s	Charge Stored in C_{par}
Q_{clp}	A s	Charge Transferred to C_{clp} or $D_{Z,\text{clp}}$ During Clamping
$Q_{C_{\text{out}}}$	A s	Charge Transferred to C_{out} While HV1 is Turned On
$Q_{C_{\text{par}}}$	A s	Charge Stored in C_{par}
$Q_{C_{\text{sht}},AC-AC}$	A s	Charge Transferred to $C_{\text{sht},AC-AC}$
$Q_{G,PS}$	A s	Gate Charge of a Power Transistor
Q_{out}	A s	Charge Transferred to the Output in Each Phase
$Q_{\text{rr},\text{Dbst}}$	A s	Reverse-Recovery Charge of D_{bst}
Q_{ϕ_1}	A s	Charge Transferred to C_{fly} in Phase One
Q_{ϕ_2}	A s	Charge Transferred to C_{fly} in Phase Two
R	Ω	Resistor
R_1	Ω	Resistor One of a Voltage Divider
R_2	Ω	Resistor Two of a Voltage Divider
R_{ch}	Ω	Resistance in the Channel of a Transistor
R_{clp}	Ω	Clamp Resistor
R_{d}	Ω	Resistor of an RC -Delay Gate
$R_{\text{DC,wire}}$	Ω	DC Resistance of a Wire
R_{drift}	Ω	Resistance in the Drift-Region of a Transistor
R_{load}	Ω	Load Resistor
R_{LR}	Ω	Variable Series Resistor of a Linear Regulator
R_{on}	Ω	On-Resistance
$R_{\text{on,Mpu}}$	Ω	On-Resistance of M_{pu}
R_{osc}	Ω	Reference-Current Resistor of the Oscillator
R_{out}	Ω	Equivalent Output Resistance of an SC Converter
$R_{\text{out,min}}$	Ω	Lowest Achievable Value of R_{out}
R_p	Ω	Permanent Losses in an SC Converter
R_{par}	Ω	Parasitic Resistor
R_{pu}	Ω	Pull-Up Resistor
R_s	Ω	Sensing Resistor
$R_{\text{skin,wire}}$	Ω	Skin-Effect-Related AC Resistance of a Wire
R_{snuub}	Ω	Snubber Resistor
S-FF		State-Saving Flip-Flop

SR	V/s	Slew Rate
SR-FF		Set-Reset Flip-Flop
$s_{winding}$	m	Spacing Between First and Last Turn of the Winding
t	s	Time
t_1	s	Point of Time Number One
t_2	s	Point of Time Number Two
t_3	s	Point of Time Number Three
t_4	s	Point of Time Number Four
t_5	s	Point of Time Number Five
t_6	s	Point of Time Number Six
t_7	s	Point of Time Number Seven
t_8	s	Point of Time Number Eight
t_A	s	Point of Time Number A
t_B	s	Point of Time Number B
t_{buf}	s	Buffer Time
$t_{buf,1}$	s	Buffer Time Number One
$t_{buf,2}$	s	Buffer Time Number Two
$t_{buf,max}$	s	Maximum Value of t_{buf}
$t_{buf,min}$	s	Minimum Value of t_{buf}
t_{clp}	s	Duration of the Clamping
t_{dead}	s	Dead Time Between Two Signals
$t_{off,HV1}$	s	Off-Time of HV1
t_{on}	s	On-Time of a Power Switch
$t_{on,HV1}$	s	On-Time of HV1
$t_{on,HV1,max}$	s	Maximum Value of $t_{on,HV1}$
$t_{on,HV1,min}$	s	Minimum Value of $t_{on,HV1}$
$t_{on,HV2}$	s	On-Time of HV2
$t_{on,HV2,max}$	s	Maximum Value of $t_{on,HV2}$
$t_{on,HV2,min}$	s	Minimum Value of $t_{on,HV2}$
$t_{on,HVclp}$	s	On-Time of HV_{clp}
$t_{overshoot}$	s	Duration Until $V_{overshoot}$ is Reached
T_p		Power Transformer
t_{pd}	s	Propagation Delay
$t_{pd,off}$	s	Propagation Delay at Turn-Off
$t_{pd,on}$	s	Propagation Delay at Turn-On
t_{stl}	s	Settling Time
$t_{stl,min}$	s	Minimum Settling Time
V	V	Voltage
V_A	V	Voltage Number A
V_B	V	Voltage Number B
V_{buf}	V	Buffered Voltage
$V_{buf,min}$	V	Minimum Value of V_{buf}
V_{BUR}	V	Voltage Across C_J
V_{Cclp}	V	Voltage Across C_{clp}
$V_{CCP,1}$	V	Voltage Across $C_{CP,1}$

$V_{CCP,2}$	V	Voltage Across $C_{CP,2}$
V_{CE}	V	Collector-Emitter Voltage
V_{Cfly}	V	Voltage Across C_{fly}
$V_{Cfly,1}$	V	Voltage Across $C_{fly,1}$
$V_{Cfly,n}$	V	Voltage Across $C_{fly,n}$
$V_{Cfly,\phi1}$	V	Steady-State Voltage Across C_{fly} in Phase One
$V_{Cfly,\phi2}$	V	Steady-State Voltage Across C_{fly} in Phase Two
V_{clp}	V	Clamp Voltage
V_{Cpar}	V	Voltage Across C_{par}
V'_{Cpar}	V	Voltage Across C_{par} in the Simplified Equivalent Circuit
VCR	1	Voltage-Conversion Ratio
VCR_{min}	1	Lowest Achievable Value of VCR
V_{Cres}	V	Voltage Across C_{res}
$V_{Csh,AC-AC}$	V	Voltage Across $C_{sh, AC - AC}$
V_{Dbst}	V	Forward-Conduction Voltage of D_{bst}
V_{DCP1}	V	Forward-Conduction Voltage of $D_{CP,1}$
V_{DCP2}	V	Forward-Conduction Voltage of $D_{CP,2}$
V_{DD}	V	Supply Voltage at the Low Side
V'_{DD}	V	Input Voltage of the Voltage Regulator at the High Side
$V_{DD,HS}$	V	Supply Voltage at the High Side
$V_{DD,HS,min}$	V	Minimum Value of $V_{DD,HS}$
$V_{DD,HS,nom}$	V	Nominal Value of $V_{DD,HS}$
V_{DHVout}	V	Forward-Conduction Voltage of $D_{HV,out}$
V_{DS}	V	Drain-Source Voltage
$V_{DS,max}$	V	Maximum Value of V_{DS}
$V_{G,Mclp}$	V	Gate Voltage of M_{clp}
$V_{G,Mrr}$	V	Gate Voltage of M_{rr}
$V_{GS,HV1}$	V	Gate-Source Voltage of HV1
$V_{GS,HV1ref}$	V	Gate-Source Voltage of $HV1_{ref}$
$V_{GS,HV2}$	V	Gate-Source Voltage of HV2
$V_{GS,HVclp}$	V	Gate-Source Voltage of HV_{clp}
V_{HSGND}	V	Voltage at HSGND
$V_{HSGND,min}$	V	Minimum Value of V_{HSGND}
V_{in}	V	Input Voltage
V'_{in}	V	Scaled Input Voltage
$V_{in,AC}$	V	AC Input Voltage
$V_{in,AC,peak}$	V	Peak Value of $V_{in,AC}$
$V_{in,AC,RMS}$	V	Root-Mean-Square of $V_{in,AC}$
$V_{in,DC}$	V	DC Input Voltage
$V_{in,DC,max}$	V	Maximum Value of $V_{in,DC}$
$V_{in,max}$	V	Maximum Value of V_{in}
$V_{in,min}$	V	Minimum Value of V_{in}
V_{Lp}	V	Voltage Across L_p
$V_{Lp,FFT}$	V	Fourier Transform of V_{Lp}

V_{mag}	V	Magnetizing / Demagnetizing Voltage
$V_{\text{mag}, L_{\text{lk}}, p, T_p}$	V	Magnetizing / Demagnetizing Voltage of L_{lk}, p, T_p
$V_{\text{mag}, L_{\text{lk}}, s, T_p}$	V	Magnetizing / Demagnetizing Voltage of L_{lk}, p, T_p
V_{nhw}	V	Control Signal of HV2 _{rtf} and HV3 _{rtf}
$\text{Vol}L_p$	m ³	Volume of L_p
V_{out}	V	Output Voltage
V'_{out}	V	Scaled Output Voltage
$V_{\text{out}, \text{min}}$	V	Minium Value of V_{out}
V_{out, N_i}	V	Intrinsic Output Voltage of an SC Converter
$V_{\text{overshoot}}$	V	Overshoot Voltage During Turn-Off of a Power Switch
V_{phw}	V	Control Signal of HV1 _{rtf} and HV4 _{rtf}
V_{ref}	V	Reference Voltage
V_{ring}	V	Oscillating Voltage Across C_{par}
V_{RLR}	V	Voltage Drop Across R_{LR}
$V_{R_s, \text{max}}$	V	Maximum Voltage Across R_s
V_{rtf}	V	Rectified Voltage
$V_{\text{rtf}, \text{max}}$	V	Maximum Value of V_{rtf}
V_S	V	Source Voltage
$V_S, \text{HV1}$	V	Source Voltage of HV1
V_{sw}	V	Voltage at the Switching Node
V_{th}	V	Threshold Voltage
$V_{\text{th}, \text{HS-BU}}$	V	Threshold Voltage of HS – BU
$V_{\text{th}, \text{HS-BU}, \text{on/off}}$	V	Threshold Voltage of HS – BU _{on} and HS – BU _{off}
$V_{\text{th}, \text{HS-INV}, \text{on/off}}$	V	Threshold Voltage of HS – INV _{on} and HS – INV _{off}
$V_{\text{th}, \text{Mclp}}$	V	Threshold Voltage of M _{CLP}
$V_{\text{th}, \text{mode}}$	V	Threshold Voltage for the Mode Change
V_Z	V	Breakdown Voltage of a Zener Diode
$V_{\phi 1}$	V	Gate-Source Voltage of HV1 _{$\phi 1$} and HV2 _{$\phi 1$}
$V_{\phi 2}$	V	Gate-Source Voltage of HV1 _{$\phi 2$} and HV2 _{$\phi 2$}
W	m	Device Width
W_{ch}	m	Channel Width
w_{core}	m	Width of the Cross-Sectional Area of a Toroidal Core
Z_{L_p}	Ω	Impedance of L_p
α	1	Second Steinmetz Parameter
β	1	Third Steinmetz Parameter
δ	m	Skin Depth
$\Delta I_{L_m, T_p}$	A	Ripple-Current Through L_m, T_p
$\Delta I_{L_m, T_p, t_{\text{off}}, \text{HV1}}$	A	Ripple-Current Through L_m, T_p Caused During $t_{\text{off}}, \text{HV1}$
$\Delta I_{L_m, T_p, t_{\text{on}}, \text{HV1}}$	A	Ripple-Current Through L_m, T_p Caused During $t_{\text{on}}, \text{HV1}$
ΔI_{L_p}	A	Ripple-Current Through L_p
$\Delta I_{L_p, t_{\text{off}}, \text{HV1}}$	A	Ripple-Current Through L_p Caused During $t_{\text{off}}, \text{HV1}$
$\Delta I_{L_p, t_{\text{on}}, \text{HV1}}$	A	Ripple-Current Through L_p Caused During $t_{\text{on}}, \text{HV1}$
ΔQ	A s	Charge Difference
Δt	s	Time Difference
ΔV	V	Voltage Difference

ΔV_{out}	V	Output-Voltage Ripple
$\eta_{\text{AC-AC}}$	%	Efficiency of the AC-AC Converter Stage
$\eta_{\text{AC-DC}}$	%	Efficiency of the AC-DC Converter Stage
η_{buf}	%	Efficiency of the Buffer Stage
$\eta_{\text{DC-DC}}$	%	Efficiency of the DC-DC Converter Stage
$\eta_{\text{DC-DC},1}$	%	Efficiency of the First DC-DC Converter Stage
$\eta_{\text{DC-DC},n}$	%	Efficiency of the n th DC-DC Converter Stage
η_{LR}	%	Efficiency of a Linear Regulator
η_{max}	%	Peak Efficiency
η_{rtf}	%	Efficiency of the Rectifier Stage
η_{SC}	%	Efficiency of an SC Converter
$\eta_{\text{SC,max}}$	%	Maximum Value of η_{SC}
$\eta_{\text{SC,min}}$	%	Minimum Value of η_{SC}
μ_0	Vs/Am	Magnetic Constant
$\mu_{\text{r,core}}$	1	Permeability of the Core Material
$\mu_{\text{r,DC,core}}$	1	DC Permeability of the Core Material
$\mu_{\text{r,wire}}$	1	Permeability of the Wire Material
ρ	$\Omega \text{ m}$	Specific Electric Resistance
ϕ_1		Phase Phi Number One
ϕ_2		Phase Phi Number Two
ϕ_n		Phase Phi Number n

Chapter 1

Introduction



The continuously growing field of applications for **IoT** and smart homes leads to a trend toward both miniaturization and decentralization [1]. This trend is further driven by the increasing complexity of electric vehicles and industrial applications that demand smaller and smarter decentralized electronics to enable higher functionality and higher productivity [2].

Figure 1.1 illustrates typical **IoT** and smart-home applications. They range from simple tasks, such as remotely controlled light bulbs and temperature control in every room of a building, up to complex home-automation systems [1]. Thereby, the number of the required sensor nodes, transmitters, receivers, and actuators increases drastically with the complexity of the system. In order to realize their tasks, they usually need to be distributed over the whole building. For example, the control panel of a heater must be easily accessible to the user, whereas the actuator must be directly connected to the heater, and temperature sensors need to be distributed in the room. To reduce the wiring, the communication between components is realized wirelessly via transmitters and receivers.

In electric vehicles, more and more sensors, actuators, and control units for lighting and entertainment are used to improve safety and driving comfort [3]. Examples are airbag and distance sensors in the bumper, small electrical motors in the seats that are used to adjust the seat position, and rear-view cameras. A similar trend is observed in the context of Industry 4.0/5.0. Industry 4.0/5.0 targets increased productivity and reduced cost by smart autonomous systems [4, 5]. These systems require many sensors and actuators everywhere in the production line for comprehensive monitoring and control of the production process [2].

A huge challenge that all of these applications have in common is their power supply. The trend toward decentralization leads to large distances between subsystems and, thus, demands a separate power supply for each of them. Conventionally, batteries are used to supply each subsystem [6], which has the drawback of high maintenance. An approach that significantly reduces maintenance requirements is energy harvesting [6]. However, its typical output power is limited to




Fig. 1.1 Increasing demand for smaller, cheaper, and efficient AC–DC and DC–DC converters

below 1 mW [7], which is not enough for the continuously growing functionality and complexity of the target applications with a power consumption of up to several tens or even hundreds of milliwatts [4, 8–10]. The limitations of these conventionally used power sources demand alternative solutions that supply powers of up to several hundred milliwatts, have a compact size, and low maintenance requirements.

Figure 1.1 indicates power sources that enable the targeted high output powers and are readily available in every building and every electric vehicle: the AC grid and high-voltage (HV) DC sources, such as the HV battery in electric cars or the DC link in industrial applications. However, most target applications require a supply voltage below 5 V. This demands efficient and compact HV low-power converters that are suitable for all common AC grid voltages (120 V/230 V) and DC input voltages of up to 400 V [11, 12].

Conventionally, HV conversion is achieved by expensive and relatively large power modules [13–17], as shown on the left in Fig. 1.2. They have poor efficiency below 500 mW, along with low power density. Hence, they are not well-suited to supply the target applications. The converter-module photos in Fig. 1.2 confirm that their size is mainly defined not only by passive components, such as inductors and capacitors, but also by power switches and diodes.

Prior-art publications [18–21] use a capacitive-coupled AC–AC interface to reduce the HV requirements of the power stage and, thus, to achieve an on-chip integration of the converter at output powers below 1 mW [18–20]. However, for the targeted output powers up to several hundred milliwatts, their HV capacitor in the AC interface needs to be a large external component [21]. This results in power densities below 50 mW/cm^3 . In addition, they only allow for AC but not for DC input voltages, which significantly reduces their range of applications. The direct-coupled approach in [22] can be used to achieve higher power densities and




Fig. 1.2 Conventional HV power converters and the target of this book

resistive coupling [23] to enable a wide AC and DC input-voltage range. However, their efficiencies have not shown to exceed 30%. The large size at sufficient high output power and the low efficiency make these approaches not well-suitable for the targeted decentralized low-power applications.

This book presents solutions for a chip-scale HV AC–DC and DC–DC conversion with higher power density compared to existing solutions. As depicted in Fig. 1.2, the implemented converters are optimized to efficiently supply low-power applications from the grid and from HV DC sources.

1.1 Scope of This Book

The scope of this book is summarized and depicted in Fig. 1.3. It is strongly related to the trend toward miniaturization and decentralization of more and more complex systems and the resulting demand for an efficient and compact power supply for each of the low-power subsystems. The grid and HV DC sources represent a convenient way to supply these applications with sufficient output power and low maintenance effort. However, existing HV power solutions are bulky, inefficient, or cannot provide the required power. This book covers solutions for isolated and non-isolated low-power-optimized HV converters in standard HV silicon-on-insulator (SOI) technologies. The implemented converters are not only suitable for all common grid voltages (120 V/230 V) but also for a wide DC input-voltage range ($12.5 \text{ V} \leq V_{\text{in,DC}} \leq 400 \text{ V}$). Their maximum output power of up to 500 mW and their high power density of up to 752 mW/cm^3 make the implemented converters well-suitable for IoT and smart-home applications as well as for e-mobility and industry.

Figure 1.3 indicates that the size reduction of the passive and discrete components of the power stage is one of the major challenges toward a high power density of HV power supplies. The second major challenge is the reduction of steady-state losses as well as HV-related capacitive and resistive losses to achieve high converter efficiencies even at light-load conditions. The third major challenge is the targeted high-voltage-conversion ratio between the input and output voltages. The wide input-voltage and output-power range is the fourth major challenge.




Fig. 1.3 Summary of the scope of this book

This book addresses these four major challenges through four main topics that are illustrated at the bottom of Fig. 1.3: (1) Low-power optimized HV converter architectures and control approaches are developed for the targeted high-voltage-conversion ratios. They enable a high converter efficiency over the whole targeted input-voltage and output-power range at a compact size. (2) Low-power subcircuits are developed for a reliable converter operation with a high common-mode-transient immunity (CMTI) at low steady-state losses and low HV-related capacitive and resistive losses. (3) A comprehensive analysis enables the size and loss reduction of the power inductor and transformer. An active zero-crossing buffer is developed to reduce the size of the mandatory buffer capacitor in the AC interface. (4) Capacitive-loss-reduction techniques are developed to reduce HV-related capacitive losses to a minimum. Techniques for a reduction of substrate coupling as one major disturbance mechanism are developed. The performance of state-of-the-art on-chip HV power

switches is analyzed to enable a size and loss reduction by selecting a well-suited power-switch type for each converter architecture.

1.2 Outline

This section shows the structure of this book and gives a short summary of the content of each chapter.

Chapter 2 highlights the motivation of this book. It discusses the requirements of power supplies for the target applications for IoT and smart homes as well as for e-mobility and industry. It further compares prior-art publications and commercially available power modules and discusses the challenges of compact and efficient converter designs at high-voltage-conversion ratios, low output powers, and a wide input-voltage and output-power range.

Chapter 3 presents HV power converters as a solution to the design challenges at high input voltages and low output powers identified in Sect. 2.3. Section 3.1 discusses the characteristics of state-of-the-art converter architectures and control approaches regarding their suitability for a chip-scale HV low-power conversion. The converter architectures developed and implemented in this work are presented in Sects. 3.2 to 3.5. Section 3.2 presents a step-down converter that uses a constant-on-time control to enable a high light-load efficiency even at input voltages of up to 400 V. The converter in Sect. 3.3 uses a resonant approach to enable an efficient and compact power conversion at high-voltage-conversion ratios. Section 3.4 explains how the resonant converter from Sect. 3.3 can be combined with the step-down converter from Sect. 3.2 to take advantage of both architectures. The active-clamp flyback presented in Sect. 3.5 gives a solution for applications requiring galvanic isolation. Section 3.6 compares the performance of the implemented converters to commercial products and prior-art publications. Section 3.7 discusses the design of the power inductor and transformer for light-load-optimized HV power converters.

Chapter 4 presents an offline chip-scale power supply as a solution to the design challenges at high AC input voltages identified in Sect. 2.3. Section 4.1 discusses state-of-the-art approaches for the different stages of an AC–DC converter. In Sect. 4.2, the structure of the implemented AC–DC converter is developed. It includes a detailed analysis of the developed active-zero-crossing buffer that enables the on-chip integration of the buffer capacitor up to several milliwatts of output power. The required control circuits for the AC–DC converter are presented in Sect. 4.4. Sections 4.5 and 4.6 show the loss breakdown and the experimental results of the implemented AC–DC converter, respectively. A comparison of the converter to prior-art publications and commercially available power modules is found in Sect. 4.7.

Chapter 5 describes the low-power subcircuits that are developed in this work to enable a reliable and efficient power conversion of the converters described in Chaps. 3 and 4, even at light-load conditions, and measured slew rates as high