

Signals and Communication Technology

Khaled Khalaf
Vojkan Vidojkovic
John R. Long
Piet Wambacq

Low-Power Millimeter Wave Transmitters for High Data Rate Applications

 Springer

Signals and Communication Technology

Series Editors

Emre Celebi, Department of Computer Science, University of Central Arkansas,
Conway, AR, USA

Jingdong Chen, Northwestern Polytechnical University, Xi'an, China

E. S. Gopi, Department of Electronics and Communication Engineering, National
Institute of Technology, Tiruchirappalli, Tamil Nadu, India

Amy Neustein, Linguistic Technology Systems, Fort Lee, NJ, USA

H. Vincent Poor, Department of Electrical Engineering, Princeton University,
Princeton, NJ, USA

This series is devoted to fundamentals and applications of modern methods of signal processing and cutting-edge communication technologies. The main topics are information and signal theory, acoustical signal processing, image processing and multimedia systems, mobile and wireless communications, and computer and communication networks. Volumes in the series address researchers in academia and industrial R&D departments. The series is application-oriented. The level of presentation of each individual volume, however, depends on the subject and can range from practical to scientific.

“Signals and Communication Technology” is indexed by Scopus.

More information about this series at <http://www.springer.com/series/4748>

Khaled Khalaf · Vojkan Vidojkovic ·
John R. Long · Piet Wambacq

Low-Power Millimeter Wave Transmitters for High Data Rate Applications

 Springer

Khaled Khalaf
IMEC
Leuven, Belgium

Vojkan Vidojkovic
Intel
Duisburg, Germany

John R. Long
University of Waterloo
Waterloo, ON, Canada

Piet Wambacq
SSET Department
IMEC
Leuven, Belgium

ISSN 1860-4862 ISSN 1860-4870 (electronic)
Signals and Communication Technology
ISBN 978-3-030-16652-6 ISBN 978-3-030-16653-3 (eBook)
<https://doi.org/10.1007/978-3-030-16653-3>

Library of Congress Control Number: 2019936285

© Springer Nature Switzerland AG 2019

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Switzerland AG
The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

Acknowledgements

We would like to thank all those who made this work possible, including but certainly not limited to the support from IMEC technical and management teams.

Contents

1	Introduction	1
1.1	60 GHz Operation	2
1.2	Phased Arrays	3
1.3	Link Budget	6
1.4	PA Power Back-Off	7
1.5	Organization of the Book	8
2	Design Considerations for High-Datarate Low-Power 60 GHz TX Front-Ends	9
2.1	PA Considerations	9
2.1.1	Width Selection	9
2.1.2	Power Combining and Stacking	12
2.1.3	Balanced Operation	13
2.1.4	C_{gd} Neutralization	13
2.1.5	Deep Class-AB Operation	17
2.2	Output Matching Network	21
2.2.1	Topology Selection	21
2.2.2	Design Procedure	22
2.2.3	Layout Considerations	25
2.2.4	Effect on PA Performance	26
2.3	Multi-stage PA Design	28
2.4	Upconversion Mixer Design	31
3	60 GHz TX Front-Ends in Advanced CMOS Technologies with Improved Back-Off Efficiencies	35
3.1	A TX Front-End in 40 nm-LP CMOS with Three-Stage Class-AB PA	35
3.1.1	Circuit Description	35
3.1.2	Measurement Results	37
3.1.3	Conclusion	39

3.2	A 4-Antenna Path TX Front-End with Two-Stage Class-A/AB PA	40
3.2.1	Circuit Description	40
3.2.2	Measurement Results	42
3.2.3	Conclusion	47
3.3	A 28 nm-HPM TX Front-End with 11.5% PA Back-Off Efficiency	48
3.3.1	Circuit Description	50
3.3.2	Common-Mode Oscillations	50
3.3.3	Measurement Results	52
3.3.4	Conclusion	54
4	Digitally-Modulated Polar Transmitters in 40 nm CMOS	55
4.1	Introduction	55
4.2	Architecture and System Trade-Offs	57
4.2.1	60 GHz Polar TX Architecture	58
4.2.2	Signal Behavior and System-Level Trade-Offs	59
4.3	A 5-bit 5 GS/s RF-DAC-Based Polar TX with -29.3 dB QPSK EVM	63
4.3.1	Circuit Description	63
4.3.2	Measurement Results	68
4.3.3	Conclusions	78
4.4	A 4-bit 10 GS/s RF-DAC-Based Polar TX with 15.3% Average PA Efficiency	79
4.4.1	Circuit Description	79
4.4.2	Measurement Results	84
4.4.3	Analysis and Discussion	91
4.4.4	Comparison with State-of-the-Art	94
4.4.5	Conclusions	96
5	Summary and Conclusions	97
5.1	Conclusions	97
5.2	Possible Future Work	99
	Appendix: Loaded Transformer Input Impedance	101
	References	105

Abbreviations

AM	Amplitude modulation
BB	Baseband
BBBW	Baseband bandwidth
BW	Bandwidth
DAC	Digital-to-analog converter
DCO	Digitally controlled oscillator
DE	Drain efficiency
ENOB	Effective number of bits
EVM	Error vector magnitude
FR	Full rate
FSPL	Free space path loss
LNA	Low-noise amplifier
LO	Local oscillator
LSB	Least significant bit
NF	Noise figure
OFDM	Orthogonal frequency division multiplexing
OSF	Oversampling factor
P1dB	Output-referred 1 dB compression point
PA	Power amplifier
PAE	Power-added efficiency
PAPR	Peak-to-average power ratio
PD	Predistortion
PM	Phase modulation
RFBW	Radio frequency bandwidth
RX	Receiver
SC	Single carrier
SNR	Signal-to-noise ratio
SNRq	Signal-to-quantization-noise ratio
SPI	Serial peripheral interface

TL	Transmission line
TX	Transmitter
VCO	Voltage-controlled oscillator
VGA	Variable-gain amplifier
ZOH	Zero-order hold

Nomenclature

θ	Angle
λ	Wavelength
ϕ	Phase
φ	Phase
π	3.14
η_d	Drain efficiency
f	Frequency
t	Time
d	Distance
I	In-phase signal
Q	Quality factor or quadrature signal
k	Coupling factor or Boltzmann constant
T	Temperature in kelvin
B	Bandwidth in hertz
A	Amplitude
N	Number of bits
N_A	Number of bits in the amplitude path
N_{Ph}	Number of bits in the phase path
g_m	Transconductance
A_v	Voltage gain
G_p	Power gain
G_{max}	Maximum available gain
G_{msg}	Maximum stable gain
C_{neut}	Neutralization capacitor
K_f	Stability factor
f_T	Transit frequency
P_{sat}	Saturation power
K_{vco}	Voltage-controlled oscillator gain

List of Figures

Fig. 1.1	Wireless data trends: a total worldwide mobile data traffic [Cis11, Cis15, Eri12, Eri13, Eri14, Eri15], and b 802.11 WLAN and 3GPP cellular network datarates [Wikb, Wika, Wikc]	2
Fig. 1.2	IEEE 802.11ad standard frequency band with 4 channels of 2.16 GHz each and a sampling rate of 1.76 GHz in single-carrier communication mode	2
Fig. 1.3	60 GHz applications: Examples of high datarate connectivity among devices	3
Fig. 1.4	Directive beam controlled by phase-adjusted antenna arrays [Khalaf15b]	4
Fig. 1.5	Phase shift locations in phased-array direct-conversion transmitter: a at RF, b at LO, c in the analog domain and d in the digital domain.	5
Fig. 1.6	Link budget calculations assuming 5 dBm PA output power, 8 dB RX NF and 15 dB output SNR: a FSPL at 60 GHz, and b possible communication distances versus the number of antenna paths in both the TX and RX neglecting oxygen attenuation and assuming no rain conditions.	7
Fig. 1.7	Illustration of the need for power back-off: a the input signal peaks are lower than the compression point causing no distortion, and b the input signal peaks are larger than the compression point causing signal clipping	7
Fig. 2.1	A simple PA with common-source transistor biased in class-A	10
Fig. 2.2	A simple transistor small-signal model	11
Fig. 2.3	Simulated performance of a single-transistor common-source PA versus its width.	12
Fig. 2.4	Increasing the output power using a series combiner or b stacking configurations	13
Fig. 2.5	Balanced (push pull) configuration	14

Fig. 2.6	C_{gd} neutralized push pull amplifier	14
Fig. 2.7	Testbench used to characterize a single-stage PA	14
Fig. 2.8	Choosing the neutralizing capacitor value for a push-pull PA stage	15
Fig. 2.9	Stability of a push-pull PA Stage a without and b with neutralization	15
Fig. 2.10	Load pull simulations on a push-pull PA stage at 0.5 V Vbias: a without and b with neutralization	17
Fig. 2.11	PA operation at different biasing conditions: a class-A and b class-AB	18
Fig. 2.12	Load pull simulations on a push-pull PA stage at 0.3 V Vbias: a without and b with neutralization	19
Fig. 2.13	Effect of changing the bias (from 0.3 to 0.8 V) on the optimum load for maximum Gp, P1 dB and DE for a push-pull PA stage: a without and b with neutralization. Values are shown for bias voltages 0.3, 0.4 and 0.8 V in the following format: 0.3, 0.4–0.8 V.	19
Fig. 2.14	Simulated performance at 0.48∠135 load with neutralization: a versus Vbias, and b versus output power at 0.5 V (solid) and 0.3 V (dotted) Vbias	20
Fig. 2.15	Current consumption at 0.48∠135 load and different gate bias voltages with neutralization	20
Fig. 2.16	Simulated AM-PM performance: a versus Pin at different Vbias values, and b at P1 dB referred to small-signal output	21
Fig. 2.17	PA output matching using a a pi network and b transformer	22
Fig. 2.18	a Testbench used for the design of the PA output balun, and b its variable transformer	23
Fig. 2.19	Sweeping L1, L2 and k: a without C1 and k is swept from 0.2 to 1 in steps of 0.2 (k = 1 is in a dotted line), and b with C1 while k stops at 0.8.	24
Fig. 2.20	Sweeping L1, L2 and C1 for 0.48∠135 input impedance with minimum loss	25
Fig. 2.21	1:1 transformer layout with M8 (left red) primary and M9 (right blue) secondary, and M1–M7 (green) ground shield	26
Fig. 2.22	Testbench for simulating the effect of the output transformer on the last PA stage	27
Fig. 2.23	Performance of PA including matching network at 0.5 V Vbias versus Pin: a Pout and Gp, and b Idc and drain efficiency	27
Fig. 2.24	Performance of PA including matching network at 0.3 V Vbias versus Pin: a Pout and Gp, and b Idc and drain efficiency	27
Fig. 2.25	Cascade analysis using 0.5 V-based driver at different last stage gate bias voltages: a 0.5 V, and b 0.3 V	28