


José M. de la Rosa

# Sigma-Delta Converters

## Practical Design Guide

SECOND EDITION



  
IEEE PRESS

WILEY



# **SIGMA-DELTA CONVERTERS**



# **SIGMA-DELTA CONVERTERS**

## **Practical Design Guide**

SECOND EDITION

**JOSÉ M. DE LA ROSA**

*Institute of Microelectronics of Seville  
IMSE-CNM (CSIC, University of Seville)  
Spain*

  
**IEEE PRESS**

**WILEY**

This edition first published 2018  
© 2018 John Wiley & Sons Ltd

### *Edition History*

This edition first published in English copyright year 2013

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by law. Advice on how to obtain permission to reuse material from this title is available at <http://www.wiley.com/go/permissions>.

The right of José M. de la Rosa to be identified as the author of this work has been asserted in accordance with law.

### *Registered Offices*

John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, USA  
John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, UK

### *Editorial Office*

John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, UK

For details of our global editorial offices, customer services, and more information about Wiley products visit us at [www.wiley.com](http://www.wiley.com).

Wiley also publishes its books in a variety of electronic formats and by print-on-demand. Some content that appears in standard print versions of this book may not be available in other formats.

### *Limit of Liability/Disclaimer of Warranty*

While the publisher and authors have used their best efforts in preparing this work, they make no representations or warranties with respect to the accuracy or completeness of the contents of this work and specifically disclaim all warranties, including without limitation any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives, written sales materials or promotional statements for this work. The fact that an organization, website, or product is referred to in this work as a citation and/or potential source of further information does not mean that the publisher and authors endorse the information or services the organization, website, or product may provide or recommendations it may make. This work is sold with the understanding that the publisher is not engaged in rendering professional services. The advice and strategies contained herein may not be suitable for your situation. You should consult with a specialist where appropriate. Further, readers should be aware that websites listed in this work may have changed or disappeared between when this work was written and when it is read. Neither the publisher nor authors shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

### *Library of Congress Cataloging-in-Publication Data*

Names: Rosa, José M. de la, author.

Title: Sigma-delta converters : practical design guide / José M. de la Rosa,  
University of Seville, Spain.

Other titles: CMOS sigma-delta converters

Description: Second edition. | Hoboken, NJ, USA : Wiley-IEEE Press, 2018. |

Revised edition of: CMOS sigma-delta converters. | Includes  
bibliographical references and index. |

Identifiers: LCCN 2018023691 (print) | LCCN 2018026688 (ebook) | ISBN  
9781119275756 (Adobe PDF) | ISBN 9781119275763 (ePub) | ISBN 9781119275787  
(hardcover)

Subjects: LCSH: Metal oxide semiconductors, Complementary–Design and  
construction. | Analog-to-digital converters–Design and construction.

Classification: LCC TK7871.99.M44 (ebook) | LCC TK7871.99.M44 R668 2019  
(print) | DDC 621.3815/9–dc23

LC record available at <https://lcn.loc.gov/2018023691>

Cover design by Wiley

Cover image: Courtesy of José M. de la Rosa

Set in 9.5/11.5pt NimbusRomNo9L by SPi Global, Chennai, India

*This book is dedicated to the memory of two colleagues and friends who have been key persons in my life:*

*Mariano Marcos Bárcena, professor of professors, and my first teacher of Physics, who inspired my passion for science and technology.*

*Fernando Medeiro Hidalgo, one of the best analog and mixed-signal IC designers I have known, with whom I was very fortunate to take my first steps in this fascinating world of  $\Sigma\Delta$  converters.*

*God bless you, Mariano, Fernando.*

*To my wife Visi, my daughter María, my son Jaime  
and to the memory of my little son José Manuel*



“Engineering isn’t about perfect solutions; it’s about doing the best you can with limited resources.”

Randy Pausch, Professor, Carnegie Mellon (*The Last Lecture*, Hyperion 2008)



# CONTENTS

---

Preface	xix
Acknowledgements	xxv
List of Abbreviations	xxvii
<b>1 Introduction to <math>\Sigma\Delta</math> Modulators: Fundamentals, Basic Architecture and Performance Metrics</b>	<b>1</b>
1.1 Basics of Analog-to-Digital Conversion	2
1.1.1 Sampling	3
1.1.2 Quantization	4
1.1.3 Quantization White Noise Model	5
1.1.4 Noise Shaping	8
1.2 Sigma-Delta Modulation	9
1.2.1 From Noise-shaped Systems to $\Sigma\Delta$ Modulators	10
1.2.2 Performance Metrics of $\Sigma\Delta$ Ms	11
1.3 The First-order $\Sigma\Delta$ Modulator	13
1.4 Performance Enhancement and Taxonomy of $\Sigma\Delta$ Ms	16
1.4.1 $\Sigma\Delta$ M System-level Design Parameters and Strategies	17
1.4.2 Classification of $\Sigma\Delta$ Ms	18
1.5 Putting All The Pieces Together: From $\Sigma\Delta$ Ms to $\Sigma\Delta$ ADCs	19
1.5.1 Some Words about $\Sigma\Delta$ Decimators	20

1.6	$\Sigma\Delta$ DACs	22
1.6.1	System Design Trade-offs and Signal Processing in $\Sigma\Delta$ DACs	22
1.6.2	Implementation of Digital $\Sigma\Delta$ Ms used in DACs	24
1.7	Summary	25
	References	26
<b>2</b>	<b>Taxonomy of <math>\Sigma\Delta</math> Architectures</b>	<b>29</b>
2.1	Second-order $\Sigma\Delta$ Modulators	30
2.1.1	Alternative Representations of Second-order $\Sigma\Delta$ Ms	31
2.1.2	Second-Order $\Sigma\Delta$ M with Unity STF	34
2.2	High-order Single-loop $\Sigma\Delta$ Ms	35
2.3	Cascade $\Sigma\Delta$ Modulators	39
2.3.1	SMASH $\Sigma\Delta$ M Architectures	46
2.4	Multi-bit $\Sigma\Delta$ Modulators	49
2.4.1	Influence of Multi-bit DAC Errors	49
2.4.2	Dynamic Element Matching Techniques	50
2.4.3	Dual Quantization	53
2.4.3.1	Dual-quantization Single-loop $\Sigma\Delta$ Ms	53
2.4.3.2	Dual-quantization Cascade $\Sigma\Delta$ Ms	54
2.5	Band-pass $\Sigma\Delta$ Modulators	55
2.5.1	Quadrature BP- $\Sigma\Delta$ Ms	56
2.5.2	The $z \rightarrow -z^2$ LP–BP Transformation	58
2.5.3	BP- $\Sigma\Delta$ Ms with Optimized NTF	58
2.5.4	Time-interleaved and Polyphase BP- $\Sigma\Delta$ Ms	61
2.6	Continuous-time $\Sigma\Delta$ Modulators: Architecture and Basic Concepts	64
2.6.1	An Intuitive Analysis of CT- $\Sigma\Delta$ Ms	66
2.6.2	Some Words about Alias Rejection in CT- $\Sigma\Delta$ Ms	69
2.7	DT–CT Transformation of $\Sigma\Delta$ Ms	70
2.7.1	The Impulse-invariant Transformation	70
2.7.2	DT–CT Transformation of a Second-order $\Sigma\Delta$ M	72
2.8	Direct Synthesis of CT- $\Sigma\Delta$ Ms	74
2.9	Summary	76
	References	76
<b>3</b>	<b>Circuit Errors in Switched-capacitor <math>\Sigma\Delta</math> Modulators</b>	<b>83</b>
3.1	Overview of Nonidealities in Switched-capacitor $\Sigma\Delta$ Modulators	84
3.2	Finite Amplifier Gain in SC- $\Sigma\Delta$ Ms	86
3.3	Capacitor Mismatch in SC- $\Sigma\Delta$ Ms	90
3.4	Integrator Settling Error in SC- $\Sigma\Delta$ Ms	91
3.4.1	Behavioral Model for the Integrator Settling	91
3.4.2	Linear Effect of Finite Amplifier Gain–Bandwidth Product	95
3.4.3	Nonlinear Effect of Finite Amplifier Slew Rate	98
3.4.4	Effect of Finite Switch On-resistance	100

3.5	Circuit Noise in SC- $\Sigma\Delta$ M	101
3.6	Clock Jitter in SC- $\Sigma\Delta$ M	105
3.7	Sources of Distortion in SC- $\Sigma\Delta$ M	107
3.7.1	Nonlinear Amplifier Gain	107
3.7.2	Nonlinear Switch On-Resistance	109
3.8	Case Study: High-level Sizing of a $\Sigma\Delta$ M	111
3.8.1	Ideal Modulator Performance	111
3.8.2	Noise Leakages	112
3.8.3	Circuit Noise	115
3.8.4	Settling Error	116
3.8.5	Overall High-Level Sizing and Noise Budget	117
3.9	Summary	119
	References	119
<b>4</b>	<b>Circuit Errors and Compensation Techniques in Continuous-time <math>\Sigma\Delta</math> Modulators</b>	<b>123</b>
4.1	Overview of Nonidealities in Continuous-time $\Sigma\Delta$ Modulators	123
4.2	CT Integrators and Resonators	124
4.3	Finite Amplifier Gain in CT- $\Sigma\Delta$ M	126
4.4	Time-constant Error in CT- $\Sigma\Delta$ M	128
4.5	Finite Integrator Dynamics in CT- $\Sigma\Delta$ M	130
4.5.1	Effect of Finite Gain–Bandwidth Product on CT- $\Sigma\Delta$ M	131
4.5.2	Effect of Finite Slew Rate on CT- $\Sigma\Delta$ M	133
4.6	Sources of Distortion in CT- $\Sigma\Delta$ M	134
4.6.1	Nonlinearities in the Front-end Integrator	134
4.6.2	Intersymbol Interference in the Feedback DAC	136
4.7	Circuit Noise in CT- $\Sigma\Delta$ M	137
4.7.1	Noise Analysis Considering NRZ Feedback DACs	137
4.7.2	Noise Analysis Considering SC Feedback DACs	139
4.8	Clock Jitter in CT- $\Sigma\Delta$ M	140
4.8.1	Jitter in Return-to-zero DACs	141
4.8.2	Jitter in Non-return-to-zero DACs	142
4.8.3	Jitter in Switched-capacitor DACs	144
4.8.4	Lingering Effect of Clock Jitter Error	145
4.8.5	Reducing the Effect of Clock Jitter with FIR and Sine-shaped DACs	147
4.9	Excess Loop Delay in CT- $\Sigma\Delta$ M	149
4.9.1	Intuitive Analysis of ELD	149
4.9.2	Analysis of ELD based on Impulse-invariant DT-CT Transformation	151
4.9.3	Alternative ELD Compensation Techniques	154
4.10	Quantizer Metastability in CT- $\Sigma\Delta$ M	155
4.11	Summary	159
	References	160

<b>5</b>	<b>Behavioral Modeling and High-level Simulation</b>	<b>165</b>
5.1	Systematic Design Methodology of $\Sigma\Delta$ Modulators	165
5.1.1	System Partitioning and Abstraction Levels	167
5.1.2	Sizing Process	167
5.2	Simulation Approaches for the High-level Evaluation of $\Sigma\Delta$ Ms	169
5.2.1	Alternatives to Transistor-level Simulation	169
5.2.2	Event-driven Behavioral Simulation Technique	171
5.2.3	Programming Languages and Behavioral Modeling Platforms	172
5.3	Implementing $\Sigma\Delta$ Behavioral Models	173
5.3.1	From Circuit Analysis to Computational Algorithms	173
5.3.2	Time-domain versus Frequency-domain Behavioral Models	175
5.3.3	Implementing Time-domain Behavioral Models in MATLAB	178
5.3.4	Building Time-domain Behavioral Models as SIMULINK C-MEX S-functions	182
5.4	Efficient Behavioral Modeling of $\Sigma\Delta$ Building Blocks using C-MEX S-functions	188
5.4.1	Modeling of SC Integrators using S-functions	188
5.4.1.1	Capacitor Mismatch and Nonlinearity	190
5.4.1.2	Input-referred Thermal Noise	191
5.4.1.3	Switch On-resistance Dynamics	194
5.4.1.4	Incomplete Settling Error	197
5.4.2	Modeling of CT Integrators using S-functions	200
5.4.2.1	Single-pole Gm-C Model	200
5.4.2.2	Two-pole Dynamics Model	201
5.4.2.3	Modeling Transconductors as S-functions	203
5.4.3	Behavioral Modeling of Quantizers using S-functions	205
5.4.3.1	Modeling Multi-level ADCs as S-functions	205
5.4.3.2	Modeling Multi-level DACs as S-functions	207
5.5	SIMSIDES: A SIMULINK-based Behavioral Simulator for $\Sigma\Delta$ Ms	209
5.5.1	Model Libraries Included in SIMSIDES	210
5.5.2	Structure of SIMSIDES and its User Interface	211
5.5.2.1	Creating a New $\Sigma\Delta$ Block Diagram	212
5.5.2.2	Setting Model Parameters	215
5.5.2.3	Simulation Analyses	215
5.6	Using SIMSIDES for High-level Sizing and Verification of $\Sigma\Delta$ Ms	216
5.6.1	SC Second-order Single-Bit $\Sigma\Delta$ M	216
5.6.1.1	Effect of Amplifier Finite DC Gain	218
5.6.1.2	Effect of Thermal Noise	218
5.6.1.3	Effect of the Incomplete Settling Error	220
5.6.1.4	Cumulative Effect of All Errors	221
5.6.2	CT Fifth-order Cascade 3-2 Multi-bit $\Sigma\Delta$ M	224
5.6.2.1	Effect of Nonideal Effects	227
5.6.2.2	High-level Synthesis and Verification	229

5.7	Summary	231
	References	231
<b>6</b>	<b>Automated Design and Optimization of <math>\Sigma\Delta</math>M s</b>	<b>235</b>
6.1	Architecture Exploration and Selection: Schreier's Toolbox	236
6.1.1	Basic Functions of Schreier's Delta-Sigma Toolbox	236
6.1.2	Synthesis of a Fourth-order CRFF LP/BP SC- $\Sigma\Delta$ M with Tunable Notch	238
6.1.3	Synthesis of a Fourth-order BP CT- $\Sigma\Delta$ M with Tunable Notch	240
6.2	Optimization-based High-level Synthesis of $\Sigma\Delta$ Modulators	245
6.2.1	Combining Behavioral Simulation and Optimization	246
6.2.2	Using Simulated Annealing as Optimization Engine	247
6.2.3	Combining SIMSIDES with MATLAB Optimizers	253
6.3	Lifting Method and Hardware Acceleration to Optimize CT- $\Sigma\Delta$ M s	255
6.3.1	Hardware Emulation of CT- $\Sigma\Delta$ M s on an FPGA	257
6.3.2	GPU-accelerated Computing of CT- $\Sigma\Delta$ M s	258
6.4	Using Multi-objective Evolutionary Algorithms to Optimize $\Sigma\Delta$ M s	259
6.4.1	Combining MOEA with SIMSIDES	261
6.4.2	Applying MOEA and SIMSIDES to the Synthesis of CT- $\Sigma\Delta$ M s	262
6.5	Summary	269
	References	269
<b>7</b>	<b>Electrical Design of <math>\Sigma\Delta</math>M s: From Systems to Circuits</b>	<b>271</b>
7.1	Macromodeling $\Sigma\Delta$ M s	272
7.1.1	SC Integrator Macromodel	272
7.1.1.1	Switch Macromodel	272
7.1.1.2	OTA Macromodel	274
7.1.2	CT Integrator Macromodel	274
7.1.2.1	Active-RC Integrators	274
7.1.2.2	Gm-C Integrators	274
7.1.3	Nonlinear OTA Transconductor	275
7.1.4	Embedded Flash ADC Macromodel	276
7.1.5	Feedback DAC Macromodel	277
7.2	Examples of $\Sigma\Delta$ M Macromodels	279
7.2.1	SC Second-order Example	279
7.2.2	Second-order Active-RC $\Sigma\Delta$ M	283
7.3	Including Noise in Transient Electrical Simulations of $\Sigma\Delta$ M s	286
7.3.1	Generating and Injecting Noise Data Sequences in HSPICE	287
7.3.2	Analyzing the Impact of the Main Noise Sources in SC Integrators	289
7.3.3	Generating and Injecting Flicker Noise Sources in Electrical Simulations	289
7.3.4	Test Bench to Include Noise in the Simulation of $\Sigma\Delta$ M s	293
7.4	Processing $\Sigma\Delta$ M Output Results of Electrical Simulations	294

7.5	Summary	298
	References	298
<b>8</b>	<b>Design Considerations of <math>\Sigma\Delta</math> Subcircuits</b>	<b>301</b>
8.1	Design Considerations of CMOS Switches	302
8.1.1	Trade-Off Between $R_{on}$ and the CMOS Switch Drain/Source Parasitic Capacitances	302
8.1.2	Characterizing the Nonlinear Behavior of $R_{on}$	302
8.1.3	Influence of Technology Downscaling on the Design of Switches	304
8.1.4	Evaluating Harmonic Distortion due to CMOS Switches	305
8.2	Design Considerations of Operational Amplifiers	308
8.2.1	Typical Amplifier Topologies	309
8.2.2	Common-mode Feedback Networks	311
8.2.3	Characterization of the Amplifier in AC	313
8.2.4	Characterization of the Amplifier in DC	313
8.2.5	Characterization of the Amplifier Gain Nonlinearity	316
8.3	Design Considerations of Transconductors	317
8.3.1	Highly Linear Front-end Transconductor	318
8.3.2	Loop-filter Transconductors	320
8.3.3	Widely Programmable Transconductors	323
8.4	Design Considerations of Comparators	324
8.4.1	Regenerative Latch-based Comparators	325
8.4.2	Design Guidelines of Comparators	327
8.4.3	Characterization of Offset and Hysteresis Based on the Input-ramp Method	328
8.4.4	Characterization of Offset and Hysteresis Based on the Bisectional Method	328
8.4.5	Characterizing the Comparison Time	330
8.5	Design Considerations of Current-Steering DACs	332
8.5.1	Fundamentals and Basic Concepts of CS DACs	333
8.5.2	Practical Realization of CS DACs	333
8.5.3	Current Cell Circuits, Error Limitations, and Design Criteria	336
8.5.4	CS 4-bit DAC Example	336
8.6	Summary	338
	References	338
<b>9</b>	<b>Practical Realization of <math>\Sigma\Delta</math>s: From Circuits to Chips</b>	<b>341</b>
9.1	Auxiliary $\Sigma\Delta$ Building Blocks	341
9.1.1	Clock-phase Generators	342
9.1.1.1	Phase Generation	342
9.1.1.2	Phase Buffering	342
9.1.1.3	Phase Distribution	344



9.1.2	Generation of Common-mode Voltage, Reference Voltage, and Bias Currents	345
9.1.2.1	Bandgap Circuit	345
9.1.2.2	Reference Voltage Generator	345
9.1.2.3	Master Bias Current Generator	346
9.1.2.4	Common-mode Voltage Generator	346
9.1.3	Additional Digital Logic	347
9.2	Layout Design, Floorplanning, and Practical Issues	348
9.2.1	Layout Floorplanning	348
9.2.1.1	Divide Layout into Different Parts or Regions	348
9.2.1.2	Shield Sensitive $\Sigma\Delta$ Analog Subcircuits from Switching Noise	349
9.2.1.3	Buses to Distribute Signals Shared by Different $\Sigma\Delta$ Parts	349
9.2.1.4	Be Obsessive about Layout Symmetry and Details of Analog Parts	349
9.2.2	I/O Pad Ring	350
9.2.3	Importance of Layout Verification and Catastrophic Failure	350
9.3	Chip Package, Test PCB, and Experimental Setup	354
9.3.1	Bonding Diagram and Package	354
9.3.2	Test PCB	355
9.4	Experimental Test Set-Up	355
9.4.1	Planning the Type and Number of Instruments Needed	357
9.4.2	Connecting Lab Instruments	357
9.4.3	Measurement Set-Up Example	358
9.5	$\Sigma\Delta$ Design Examples and Case Studies	359
9.5.1	Programmable-gain $\Sigma\Delta$ s for High Dynamic Range Sensor Interfaces	360
9.5.1.1	Main Design Criteria and Performance Limitations	361
9.5.1.2	SC Realization with Programmable Gain and Double Sampling	362
9.5.1.3	Influence of Chopper Frequency on Flicker Noise	362
9.5.2	Reconfigurable SC- $\Sigma\Delta$ s for Multi-standard Direct Conversion Receivers	364
9.5.2.1	Power-scaling Circuit Techniques	367
9.5.2.2	Experimental Results	368
9.5.3	Using Widely-programmable Gm-LC BP- $\Sigma\Delta$ s for RF Digitizers	368
9.5.3.1	Application Scenario	371
9.5.3.2	Gm-LC BP- $\Sigma\Delta$ High-level Sizing	371
9.5.3.3	BP CT- $\Sigma\Delta$ Loop-Filter Reconfiguration Techniques	375
9.5.3.4	Embedded 4-bit Quantizer with Calibration	378
9.5.3.5	Biasing, Digital Control Programmability and Testability	382

9.6	Summary	385
	References	386
<b>10</b>	<b>Frontiers, Trends and Challenges: Towards Next-generation <math>\Sigma\Delta</math> Modulators</b>	<b>389</b>
10.1	State-of-the-Art ADCs: Nyquist-rate versus $\Sigma\Delta$ Converters	390
10.1.1	Conversion Energy	391
10.1.2	Figures of Merit	392
10.2	Comparison of Different Categories of $\Sigma\Delta$ ADCs	393
10.2.1	Aperture Plot of $\Sigma\Delta$ Ms	406
10.2.2	Energy Plot of $\Sigma\Delta$ Ms	407
10.3	Empirical and Statistical Analysis of State-of-the-Art $\Sigma\Delta$ Ms	408
10.3.1	SC versus CT $\Sigma\Delta$ Ms	408
10.3.2	Technology used in State-of-the-Art $\Sigma\Delta$ Ms	410
10.3.3	Single-Loop versus Cascade $\Sigma\Delta$ Ms	410
10.3.4	Single-bit versus Multi-bit $\Sigma\Delta$ Ms	411
10.3.5	Low-pass versus Band-pass $\Sigma\Delta$ Ms	413
10.3.6	Emerging $\Sigma\Delta$ M Techniques	415
10.4	Gigahertz-range $\Sigma\Delta$ Ms for RF-to-digital Conversion	415
10.5	Enhanced Cascade $\Sigma\Delta$ Ms	418
10.5.1	SMASH CT- $\Sigma\Delta$ Ms	418
10.5.2	Two-stage 0- <i>L</i> MASH	419
10.5.3	Stage-sharing Cascade $\Sigma\Delta$ Ms	420
10.5.4	Multi-rate and Hybrid CT/DT $\Sigma\Delta$ Ms	420
10.5.4.1	Upsampling Cascade MR- $\Sigma\Delta$ Ms	421
10.5.4.2	Downsampling Hybrid CT/DT Cascade MR- $\Sigma\Delta$ Ms	422
10.6	Power-efficient $\Sigma\Delta$ M Loop-filter Techniques	423
10.6.1	Inverter-based $\Sigma\Delta$ Ms	423
10.6.2	Hybrid Active/Passive and Amplifier-less $\Sigma\Delta$ Ms	424
10.6.3	Power-efficient Amplifier Techniques	426
10.7	Hybrid $\Sigma\Delta$ M/Nyquist-rate ADCs	428
10.7.1	Multi-bit $\Sigma\Delta$ M Quantizers based on Nyquist-rate ADCs	428
10.7.2	Incremental $\Sigma\Delta$ ADCs	429
10.8	Time-based $\Sigma\Delta$ ADCs	431
10.8.1	$\Sigma\Delta$ Ms with VCO/PWM-based Quantization	432
10.8.2	Scaling-friendly Mostly-digital $\Sigma\Delta$ Ms	433
10.8.3	GRO-based $\Sigma\Delta$ Ms	434
10.9	DAC Techniques for High-performance CT- $\Sigma\Delta$ Ms	436
10.10	Classification of State-of-the-Art References	437
10.11	Summary and Conclusions	437
	References	438
<b>A</b>	<b>State-space Analysis of Clock Jitter in CT-<math>\Sigma\Delta</math>Ms</b>	<b>463</b>
A.1	State-space Representation of NTF ( <i>z</i> )	463

A.2	Expectation Value of $(\Delta q_n)^2$	465
A.3	In-band Noise Power due to Clock Jitter	466
	References	467
<b>B</b>	<b>SIMSIDES User Guide</b>	<b>469</b>
B.1	Getting Started: Installing and Running SIMSIDES	470
B.2	Building and Editing $\Sigma\Delta$ M Architectures in SIMSIDES	470
B.3	Analyzing $\Sigma\Delta$ Ms in SIMSIDES	473
	B.3.1 Node Spectrum Analysis	474
	B.3.2 Integrated Power Noise	474
	B.3.3 SNR/SNDR	475
	B.3.4 Harmonic Distortion	475
	B.3.5 Integral and Differential Non-Linearity	477
	B.3.6 Multi-tone Power Ratio	477
	B.3.7 Histogram	478
	B.3.8 Parametric Analysis	478
	B.3.9 Monte Carlo Analysis	479
B.4	Optimization Interface	480
B.5	Tutorial Example: Using SIMSIDES to Model and Analyze $\Sigma\Delta$ Ms	482
	B.5.1 Creating the Cascade 2-1 $\Sigma\Delta$ M Block Diagram in SIMSIDES	482
	B.5.2 Setting Model Parameters	482
	B.5.3 Computing the Output Spectrum	484
	B.5.4 SNR versus Input Amplitude Level	486
	B.5.5 Parametric Analysis Considering Only One Parameter	487
	B.5.6 Parametric Analysis Considering Two Parameters	488
	B.5.7 Computing Histograms	489
B.6	Getting Help	489
<b>C</b>	<b>SIMSIDES Block Libraries and Models</b>	<b>491</b>
C.1	Overview of SIMSIDES Libraries	491
C.2	Ideal Libraries	492
	C.2.1 Ideal Integrators	492
	C.2.1.1 Building-block Model Purpose and Description	492
	C.2.1.2 Model Parameters	493
	C.2.2 Ideal Resonators	493
	C.2.2.1 Ideal_LD_Resonator	493
	C.2.2.2 Ideal_FE_Resonator	493
	C.2.2.3 Ideal_CT_Resonator	493
	C.2.3 Ideal Quantizers	494
	C.2.3.1 Ideal_Comparator	494
	C.2.3.2 Ideal_Comparator_for_SI	495
	C.2.3.3 Ideal_Multibit_Quantizer	495
	C.2.3.4 Ideal_Multibit_Quantizer_for_SI	496
	C.2.3.5 Ideal_Multibit_Quantizer_levels	496

	C.2.3.6	Ideal_Multibit_Quantizer_levels_SD2	496	
		C.2.3.7	Ideal_Sampler	496
	C.2.4	Ideal D/A Converters	496	
		C.2.4.1	Ideal_DAC_for_SI	496
		C.2.4.2	Ideal_DAC_dig_level_SD2	497
C.3		Real SC Building-Block Libraries	497	
	C.3.1	Real SC Integrators	497	
	C.3.2	Real SC Resonators	501	
C.4		Real SI Building-Block Libraries	503	
	C.4.1	Real SI Integrators	503	
	C.4.2	Real SI Resonators	505	
	C.4.3	SI Errors and Model Parameters	506	
		C.4.3.1	Basic_SI_FE(LD)_Integrator and Basic_SI_FE(LD)_Resonator	506
		C.4.3.2	SI_FE(LD)_Int_Finite_Conductance	507
		C.4.3.3	SI_FE(LD)_Int_Finite_Conductance & Settling & ChargeInjection	508
C.5		Real CT Building-Block Libraries	508	
	C.5.1	Real CT Integrators	508	
		C.5.1.1	Model Parameters used in Transconductors and Gm-C Integrator Building Blocks	511
		C.5.1.2	Gm-MC Integrators	511
		C.5.1.3	Active-RC Integrators	512
		C.5.1.4	MOSFET-C Integrators	513
	C.5.2	Real CT Resonators	513	
		C.5.2.1	Gm-C Resonators	514
		C.5.2.2	Gm-LC Resonators	517
C.6		Real Quantizers & Comparators	517	
C.7		Real D/A Converters	518	
C.8		Auxiliary Blocks	519	
		Index	523	

# PREFACE

---

Sigma-Delta modulators ( $\Sigma\Delta$ M)s have become one of the best choices for the implementation of analog/digital interfaces of electronic systems integrated in CMOS technologies. Compared to other kinds of analog-to-digital converters (ADCs),  $\Sigma\Delta$ M)s cover the widest conversion region of the resolution-versus-bandwidth plane. They are the most efficient way to digitize very diverse types of signal in an increasing number of application scenarios, from high-resolution low-bandwidth data conversions for digital audio, sensor interfaces, and instrumentation, to ultra-low-power biomedical systems and medium-resolution broadband wireless communications. This versatility, together with their robustness and their simplicity in many practical situations, has made more and more engineers today consider  $\Sigma\Delta$ M)s as the first choice for their research projects and their industrial products.

The idea underlying the operation of  $\Sigma\Delta$ M)s was patented by Cutler in 1960 [1], although its application to the construction of data converters was first reported in the published literature by Inose *et al.* in 1962 [2]. The operation of  $\Sigma\Delta$ M)s is relatively simple to describe, although sometimes very difficult to analyze. Essentially, the fundamental principle behind  $\Sigma\Delta$ M)s is based on the combination of two signal processing techniques, namely: *oversampling* and quantization *noise shaping*. The former consists of taking the signal samples at a higher rate than the one dictated by the Nyquist sampling theorem. These samples are commonly quantized with a large error using a low-resolution quantizer. The resulting oversampled quantization error is filtered in the modulator feedback loop, so that its frequency spectrum is *shaped* in such a way that a large portion of its power is pushed out of the signal band, where it is removed by a digital filter. The outcome of the combined action of oversampling and noise shaping allows  $\Sigma\Delta$ M)s to achieve high-precision digitization using a low-resolution coarse quantizer. Therefore, unlike other kinds of ADC architectures that require high-precision analog circuits,  $\Sigma\Delta$ M)s trade the accuracy of their analog circuitry for speed of digital signal processing, thus achieving a higher degree of insensitivity to circuit error mechanisms and potentially benefiting from CMOS technology's evolution towards the nanometer scale.

Prompted by these benefits and fueled by technology downscaling and industry trends in consumer digital electronics, the original concept of noise shaping described above has evolved over the last five decades through many  $\Sigma\Delta$  generations, giving rise to a plethora of architectures, circuit- and system-design techniques, and a number of integrated circuits (ICs), which have pushed the state of the art on  $\Sigma\Delta$ s forward, yielding innovative research results and successful industry products.

All these advances and research studies have led (and continue to do so) to a vast amount of technical literature. Indeed, since the publication of pioneering works such as the widely cited papers written by Candy [3, 4] and Boser and Wooley [5], the number of publications has increased significantly, now including hundreds of patents, thousands of research papers, some tutorial papers [6–8], as well as dozens of introductory and specialized monographs [9–31]. However, with so much material and such an abundance of technical information published, many designers – particularly novel designers, but also some experienced designers focused on specific subtopics of  $\Sigma\Delta$ s – may become sometimes disoriented and lose their way. This has motivated some authors to put all these pieces of information together in a comprehensive and systematic way.

Apart from earlier books aiming to catalogue the existing publications on  $\Sigma\Delta$ s [9], one of the first attempts to present a guide for  $\Sigma\Delta$  designers is the book edited by Norsworthy *et al.* in 1997 [10], also known as “the yellow book” by the  $\Sigma\Delta$  community. This book, which deals with a number of important subjects in  $\Sigma\Delta$ s, had contributions by a number of experts in the field, thus making it hard to present its contents in a coherent and consistent way. With this objective in mind, some authors have put their efforts into writing tutorial monographs dealing with the systematic design of  $\Sigma\Delta$ s.

Among others, the book written by Schreier and Temes, published in 2005 [21], often referred to as “the green book”, has become one of the most popular books on  $\Sigma\Delta$  converters. This book provides an excellent and comprehensive treatment of  $\Sigma\Delta$ s, their operating principles, and main architectures, presenting several design examples constructed using the well-known Schreier’s MATLAB toolbox [32]. A revised second edition of this book was written by Pavan, Schreier and Temes, and was published in 2017 [33]. This new edition expanded the contents of the first edition with more sections dealing with continuous-time (CT) circuit implementations and circuit design considerations, without losing the main intention of the first edition, namely to give a basic understanding of the operation of  $\Sigma\Delta$  converters.

Some other remarkable and pioneering examples are the book written by Medeiro *et al.* in 1999 [13] – focused on the systematic design of SC  $\Sigma\Delta$ s – and the book of Ortmanns and Gerfers [22], published in 2006, which is still one of the most complete monographs on CT  $\Sigma\Delta$ s to date. All of these books, as well as other monographs reported in the technical literature, give incomplete views of  $\Sigma\Delta$ s, paying more attention to particular aspects of their design, and/or a type of architecture, circuit technique, or application.

This being the case, and following the spirit of the first edition of this book, this second edition attempts to cover some of these knowledge gaps in the  $\Sigma\Delta$  literature, by providing a comprehensive and systematic description of the *universe* of  $\Sigma\Delta$ s, their diverse architectures, circuit techniques, analysis and synthesis methods and CAD tools, as well as their practical design considerations. As in the first edition, one of the main purposes of this book is to be an educational and reference textbook for undergraduate and graduate students. With this goal in mind, and based on the courses already given by the author and the feedback received from readers and course attendees, the contents of the second edition of the book have been updated, completed and structured to address a large audience: from senior designers who want to acquire a deeper and up-to-date insight into  $\Sigma\Delta$ s, to inexperienced engineers who are looking for a uniform and self-contained reference into this hot topic. The new contents and materials make this new edition a unique monograph, a result of the compiling and updating of the enormous number of technical and research studies reported to date on the topic of  $\Sigma\Delta$ s. It presents the results of this compilation in a didactical, pedagogical, and intuitive style.

Another key feature of this book (as mentioned in the title) is that it can be used as a *practical guide for designers*, emphasizing explanations of the multiple trade-offs involved in the whole design flow of  $\Sigma\Delta$ Ms – from specifications to chip implementation and characterization. To this end, a *top-down* approach is followed, presenting the contents in a hierarchical way; in other words, going from the theoretical fundamentals, system-level design equations, and behavioral models to circuit, transistor-level, and physical implementations, in order to provide readers with the necessary understanding and insights into the recent advances, trends, and challenges involved in the design of state-of-the-art  $\Sigma\Delta$ M ICs.

This second edition emphasizes two key points, which were not covered in such depth in the first edition. The first is to include more detailed explanation of  $\Sigma\Delta$ Ms implemented using CT circuits, going from system-level synthesis to practical circuit/physical limitations. The second point is to include more practical case studies and applications, as well giving a deeper description of the synthesis methodologies and CAD tools employed in the design of  $\Sigma\Delta$  converters. Due to the quantity of all these new materials, the table of contents of the first edition has been re-organized and expanded, going from five chapters and two appendixes to ten chapters and three appendixes in this second edition.

The top-down approach adopted in this book inspires the hierarchical way in which the contents are structured. Thus, Chapter 1 begins from the top, giving an introduction to data converters and explaining the basic concepts and fundamentals behind  $\Sigma\Delta$  modulation, its main building blocks, the signal processing involved, its performance metrics and basic examples to illustrate the concepts of noise shaping and oversampling – the main ingredients of  $\Sigma\Delta$  converters. Chapter 2 gives a taxonomical description of the diverse variety of  $\Sigma\Delta$ M architectures, the nature of signals (low-pass and band-pass), as well as the dynamics involved (either discrete-time or continuous-time). In this chapter,  $\Sigma\Delta$ Ms are considered ideal systems, except for their inherent quantization error; CT synthesis methods and architectures will be explained in more detail than in the first edition of the book.

Chapters 3 and 4 descend one level in the modulator hierarchy to analyze the effect of the main circuit error mechanisms, as well as architectural and timing nonidealities. The mathematical models, analytical procedures and design guidelines described in this chapter provide an understanding of the main practical issues affecting the performance of  $\Sigma\Delta$ Ms. Chapter 3 mostly focuses on SC circuit error mechanisms, while Chapter 4 updates and expands on the contents of the first edition, dealing with CT circuit nonideal effects and compensation techniques. This is complemented by the state-space analysis of clock jitter in CT- $\Sigma\Delta$ Ms given in Appendix A.

The knowledge derived from the first four chapters is an essential part of the systematic *top-down/bottom-up* synthesis methodology of  $\Sigma\Delta$ Ms, which is described in Chapters 5 and 6. Thus, Chapter 5 deals with the synthesis methodology of  $\Sigma\Delta$  converters, focusing on high-level behavioural modelling and simulation techniques, and giving an introduction to the SIMSIDES simulator. The updates of the new version of this simulator are also included in this second edition and distributed through the book's companion website. Chapter 6 focuses on optimization techniques, illustrating different approaches to combine simulation and optimization for the high-level design of  $\Sigma\Delta$  modulators. The contents of this chapter are extended and complemented in Appendices B and C. Appendix B includes a user guide to SIMSIDES and Appendix C provides an overview of all behavioral models and libraries included in this simulator.

The circuit- and physical-level considerations are presented in Chapters 7 and 8, which update and expand on the contents of the first edition. This update and re-organization is motivated by the fact that the previous version (presented in a single chapter) was too long and, according to readers' feedback, needed to be restructured into two chapters. These chapters give a number of necessary design recommendations and practical recipes to complete the design flow of a  $\Sigma\Delta$ M, showing the

step-by-step methodology to transform a system-level model into an electrical schematic – initially based on macromodels, and then implemented with transistors – and, finally, concluding the design cycle with the layout and chip implementation. Plenty of examples, case studies, and simulation test benches are provided to illustrate the practical issues and design considerations addressed in the chapter, which cover everything from electrical analysis and simulation using SPICE-like simulators, to layout design considerations, chip prototyping, and experimental measurements of  $\Sigma\Delta$ M in the laboratory. These chapters are complemented by Chapter 9, where some more content dealing with practical chip implementation, case studies and experimental characterization are provided.

To conclude the book, Chapter 10 gives an overview of state-of-the-art  $\Sigma\Delta$  ICs, comparing their performance with Nyquist-rate ADCs. Overall, more than 500 state-of-the-art IC references have been studied in detail and considered in this review, including papers published up until August 2017. Therefore, following the practical philosophy that inspires this book, the diverse families of state-of-the-art  $\Sigma\Delta$  architectures and circuit techniques are exhaustively analyzed and compared to extract practical and empirical design guidelines from the statistical data, trying to identify the coming trends, design challenges, as well as the solutions proposed by cutting-edge ICs at the frontiers of  $\Sigma\Delta$ Ms.

As stated above, the book contents are addressed and structured for a wide audience: from senior designers to students starting to work in the area of  $\Sigma\Delta$ Ms. Bearing this in mind, the style and main purpose of the book is to serve also as an educational and reference textbook for undergraduate and graduate students. Indeed, the book is based on several graduate courses given by the author, including masters and doctorate degree programs, invited lectures, and IEEE conference tutorials, distinguished lectures, and courses. All these materials have been adapted and updated so that a large portion of the book can also be used (and indeed it has been used) in both undergraduate and graduate courses.

However, in spite of the encyclopaedic nature of the book, it is impossible to give an exhaustive description of all the topics contained in the thousands of publications dealing with  $\Sigma\Delta$ Ms. Instead, the book tries to cover the main subtopics, providing sufficient insight to allow the reader to understand the others, which are only reviewed in brief, or sometimes even omitted. In order to try to palliate these unavoidable deficiencies, a list of references is included at the end of each chapter. Overall, the book contains a list of references in order to guide readers to an increase in their understanding of the diverse research topics in the  $\Sigma\Delta$  world.

The huge quantity of information contained in the book is complemented and updated by a number of electronic resources, which enlarge on the resources provided with the first edition. They are freely available on the Web. To this end, all the data analyzed in the state-of-the-art survey presented in Chapter 10 have been collected in a spreadsheet, which is available at <http://www.imse-cnm.csic.es/~jrosa/CMOS-SDMs-Survey-IMSE-JMdelarosa.xlsx>. This database is periodically kept up to date, and aims to be a complement to the popular Murmann's ADC survey data collection [34]. In addition, a fully functional version of the time-domain behavioral simulator SIMSIDES is freely available on demand at <http://www.imse-cnm.csic.es/simsides>. The simulator incorporates many examples, including the case studies presented in the book and many more examples. Apart from the SIMSIDES software, the majority of examples and test benches of different CAD tools used throughout the book are also available on the Web at <http://www.imse-cnm.csic.es/~jrosa>.

Last but not least, although the author has done his best to cover the many new and hot topics in the world of  $\Sigma\Delta$  converters, there is some content that cannot yet be covered in detail while other areas had to be omitted to allow the book to be completed in a reasonable time and in a reasonable number of pages.



I hope that readers understand these limitations, find this edition of the book useful and practical, and enjoy reading (and using) it as much as I have enjoyed revising and writing it. As in the first edition, your feedback is very important and very welcome!

JOSÉ M. DE LA ROSA  
Sevilla, January 2018

## References

- [1] C. C. Cutler, "Transmission System Employing Quantization," *U.S. Patent No. 2,927,962*, 1960.
- [2] H. Inose, Y. Yasuda, and J. Murakami, "A Telemetering System by Code Modulation –  $\Delta - \Sigma$  Modulation," *IRE Trans. on Space Electronics and Telemetry*, vol. 8, pp. 204–209, September 1962.
- [3] J. Candy and O. J. Benjamin, "The Structure of Quantization Noise from Sigma-Delta Modulation," *IEEE Transactions on Communications*, pp. 1316–1323, 1981.
- [4] J. Candy, "A Use of Double Integration in Sigma-Delta Modulation," *IEEE Transactions on Communications*, vol. 33, pp. 249–258, March 1985.
- [5] B. E. Boser and B. A. Wooley, "The Design of Sigma-Delta Modulation Analog-to-Digital Converters," *IEEE J. of Solid-State Circuits*, vol. 23, pp. 1298–1308, December 1988.
- [6] P. M. Aziz *et al.*, "An Overview of Sigma-Delta Converters," *IEEE Signal Processing Magazine*, vol. 13, pp. 61–84, January 1996.
- [7] I. Galton, "Delta-Sigma Data Conversion in Wireless Transceivers," *IEEE Trans. on Microwave Theory and Techniques*, vol. 50, pp. 302–315, January 2002.
- [8] J. M. de la Rosa, "Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, pp. 1–21, January 2011.
- [9] J. Candy and G. Temes, *Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation*. IEEE Press, 1991.
- [10] S. R. Norsworthy, R. Schreier, and G. C. Temes, *Delta-Sigma Data Converters: Theory, Design and Simulation*. IEEE Press, 1997.
- [11] J. Cherry and W. Snelgrove, *Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion*. Kluwer Academic Publishers, 1999.
- [12] J. V. Engelen and R. van de Plassche, *BandPass Sigma-Delta Modulators: Stability Analysis, Performance and Design Aspects*. Kluwer Academic Publishers, 1999.
- [13] F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez, *Top-Down Design of High-Performance Sigma-Delta Modulators*. Kluwer Academic Publishers, 1999.
- [14] V. Peluso, M. Steyaert, and W. Sansen, *Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters*. Kluwer Academic Publishers, 1999.
- [15] S. Rabbii and B. A. Wooley, *The Design of Low-Voltage, Low-Power Sigma-Delta Modulators*. Kluwer Academic Publishers, 1999.
- [16] L. Breems and J. H. Huijsing, *Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers*. Kluwer Academic Publishers, 2001.
- [17] Y. Geerts, M. Steyaert, and W. Sansen, *Design of Multi-bit Delta-Sigma A/D Converters*. Kluwer Academic Publishers, 2002.
- [18] J. M. de la Rosa, B. Pérez-Verdú, and A. Rodríguez-Vázquez, *Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips*. Kluwer Academic Publishers, 2002.
- [19] M. Kozak and I. Kale, *Oversampling Delta-Sigma Modulators*. Springer, 2003.

- [20] O. Bajdechi and J. Huisling, *Systematic Design of Sigma-Delta Analog-to-Digital Converters*. Kluwer Academic Publishers, 2004.
- [21] R. Schreier and G. C. Temes, *Understanding Delta-Sigma Data Converters*. IEEE Press, 2005.
- [22] M. Ortmanns and F. Gerfers, *Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations*. Springer, 2006.
- [23] K. Philips and A. H. M. van Roermund, *Sigma Delta A/D Conversion for Signal Conditioning*. Springer, 2006.
- [24] R. del Río, F. Medeiro, B. Pérez-Verdú, J. M. de la Rosa, and A. Rodríguez-Vázquez, *CMOS Cascade  $\Sigma\Delta$  Modulators for Sensors and Telecom: Error Analysis and Practical Design*. Springer, 2006.
- [25] L. Yao, M. Steyaert, and W. Sansen, *Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS*. Springer, 2006.
- [26] P. G. R. Silva and J. H. Huijsing, *High Resolution IF-to-Baseband  $\Sigma\Delta$  ADC for Car Radios*. Springer, 2008.
- [27] R. H. van Veldhoven and A. H. M. van Roermund, *Robust Sigma Delta Converters*. Springer, 2011.
- [28] A. Morgado, R. del Río, and J. M. de la Rosa, *Nanometer CMOS Sigma-Delta Modulators for Software Defined Radio*. Springer, 2012.
- [29] E. Janssens and A. van Roermund, *Look-Ahead Based Sigma-Delta Modulation*. Springer, 2011.
- [30] R. Gaggli, *Delta-Sigma A/D Converters: Practical Design for Communication Systems*. Springer, 2013.
- [31] M. Bolatkale, L. Breems, and K. Makinwa, *High Speed and Wide Bandwidth Delta-Sigma ADCs*. Springer, 2015.
- [32] R. Schreier, *The Delta-Sigma Toolbox*. [Online]. Available: <http://www.mathworks.com/matlabcentral>, 2017.
- [33] S. Pavan, R. Schreier, and G. C. Temes, *Understanding Delta-Sigma Data Converters*. Wiley-IEEE Press, 2nd ed., 2017.
- [34] B. Murmann, *ADC Performance Survey 1997–2018*. [Online]. Available: <http://www.stanford.edu/~murmman/adcsurvey.html>.

# ACKNOWLEDGEMENTS

---

I would like to express my deepest gratitude to my colleagues at the Institute of Microelectronics of Sevilla and the Department of Electronics and Electromagnetism of the University of Sevilla. I am especially indebted to Prof. Bélen Pérez-Verdú and Prof. Angel Rodríguez-Vázquez for so many things I have learned from them, not only related to the topic of this book, but also the other values and skills I have put into practice throughout my professional career. I am also particularly grateful to my friends and colleagues, Dr. Rocío del Río – who coauthored the first edition of this book – and Dr. Fernando Medeiro, with whom I took my first steps in the fascinating world of  $\Sigma\Delta$  converters, working side by side in so many research and industrial projects.

I would also like to acknowledge my former students, especially Jesús Ruíz-Amaya, Rafael Romay, Ramón Tortosa, Alonso Morgado, Edwin Becerra, Gerardo García, Gerardo Molina, Luis Guerrero-Linares, Mohammad Honarparvar and Sohail Asghar. Some of the material used for the preparation of this book was adapted from their theses.

I would like to give my thanks to the staff at Wiley, a great team of editors led by Peter Mitchell, as well as the anonymous reviewers of the book proposal for their constructive and valuable comments and suggestions, which became very useful for me in making the second version of this book a reality. I also appreciate the discussions I have had over the years with so many experts in the field of  $\Sigma\Delta$  converters, who I met at numerous conferences and technical meetings, most of them organized by the IEEE Circuits and Systems Society and the Solid-State Circuits Society. I was very honoured to coauthor papers with some of the recognized experts in analog and  $\Sigma\Delta$  IC design, like Prof. Shanthi Pavan, Dr. Richard Schreier, Prof. Maurits Ortmanns and Prof. Mohamad Sawan.

In addition to all these great people, my work has been supported by a number of national and international research and industrial projects. More recently, it was funded by the Spanish Ministry of Economy, Industry and Competitiveness (with support from the European Regional Development Fund) under contract TEC2016-75151-C3-3-R.

Finally, my most grateful thanks go to my family. Without their love, patience and support, none of this would have been possible. Thank you so much for everything!

# LIST OF ABBREVIATIONS

---

$\Sigma\Delta$	Sigma-Delta
$\Sigma\Delta M$	Sigma-Delta modulator
AAF	Antialiasing filter
A/D	Analog-to-digital
ADC	Analog-to-digital converter
BB	Baseband
BGA	Ball grid array
BP	Band-pass
CAD	Circuit-aided design
CDS	Correlated double sampling
CIC	Cascaded integrator comb
CIFF	Cascade of integrators in feedforward form
CIFB	Cascade of integrators in feedback form
CLA	Clocked averaging
CMFB	Common-mode feedback
CMOS	Complementary MOSFET
CRFF	Cascade of resonators in feedforward form
CRFB	Cascade of resonators in feedback form
CS	Current-steering
CT	Continuous-time
D/A	Digital-to-analog
DAC	Digital-to-analog converter
DC	Direct current
DCL	Digital cancelation logic
DCR	Direct conversion receiver

DEM	Dynamic element matching
DMT	Discrete multi-tone
DNL	Differential nonlinearity
DR	Dynamic range
DRC	Design rule checker
DSP	Digital signal processor
DT	Discrete-time
DWA	Data weighted averaging
EA	Evolutionary algorithm
ELD	Excess loop delay
ENOB	Effective number of bits
ESD	Electrostatic discharge
FE	Forward-Euler
FIR	Finite impulse response
FFT	Fast Fourier transform
FOM	Figure of merit
FPGA	Field programmable gate array
FS	Full scale
GB	Gain-bandwidth product
GPU	Graphics processing unit
GRO	Gated switched-ring oscillator
GUI	Graphic user interface
HDL	Hardware description language
HPF	High pass filter
HRZ	Half-delay return to zero
IBN	In-band noise power
IC	Integrated circuit
IF	Intermediate frequency
IIR	Infinite impulse response
IIT	Impulse-invariant transformation
ILA	Individual level averaging
INL	Integral nonlinearity
I/O	Input–output
ISI	Intersymbol interference
ITF	Integrator transfer function
LDI	Lossless discrete integrator
LP	Low-pass
LPE	Layout parasitic extractor
LSB	Least significant bit
LTCC	Low-temperature cofired ceramic
LTI	Linear time-invariant
LVS	Layout versus schematic
MASH	Multi-stage noise shaping
MDT	Modulator dependent term
MEM	Micro electromechanical
MICTOR	Matched impedance connector
MiM	Metal-insulator-metal
MOEA	Multi-objective evolutionary algorithm